{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T01:43:18Z","timestamp":1774921398690,"version":"3.50.1"},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2014,6,17]],"date-time":"2014-06-17T00:00:00Z","timestamp":1402963200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1007\/s00034-014-9823-4","type":"journal-article","created":{"date-parts":[[2014,6,19]],"date-time":"2014-06-19T10:53:19Z","timestamp":1403175199000},"page":"3883-3899","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["Efficient ASIC and FPGA Implementation of Binary-Coded Decimal Digit Multipliers"],"prefix":"10.1007","volume":"33","author":[{"given":"Saeid","family":"Gorgin","sequence":"first","affiliation":[]},{"given":"Ghassem","family":"Jaberipur","sequence":"additional","affiliation":[]},{"given":"Reza","family":"Hashemi Asl","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,6,17]]},"reference":[{"key":"9823_CR1","doi-asserted-by":"crossref","unstructured":"O. Al-Khaleel, Z. Al-Qudah, M. Al-Khaleel, C. A. Papachristou, and F. G. Wolff, Fast and Compact Binary-to-BCD Conversion Circuits for Decimal Multiplication, in Proceeding of the International Conference on Computer Design (ICCD), 2011, pp. 226\u2013231","DOI":"10.1109\/ICCD.2011.6081401"},{"key":"9823_CR2","doi-asserted-by":"crossref","unstructured":"O. Al-Khaleel, N. H. Tulic, and K. M. Mhaidat, FPGA implementation of binary coded decimal digit adders and multipliers, in Proceeding of the 8th International Symposium on Mechatronics and its Applications (ISMA), 2012, pp. 1\u20135","DOI":"10.1109\/ISMA.2012.6215199"},{"key":"9823_CR3","doi-asserted-by":"crossref","unstructured":"M. Aguirre-Hernandez, M. Linares-Aranda, Energy-efficient high-speed CMOS pipelined multiplier, in Proceeding of the 5th International Conference on Electrical Engineering, Computing Science and Automatic Control (CCE 2008), 2008, pp. 460\u2013464","DOI":"10.1109\/ICEEE.2008.4723421"},{"key":"9823_CR4","doi-asserted-by":"crossref","unstructured":"J. A. Bhattacharya, Gupta and A. Singh, A high performance binary TO BCD converter for decimal multiplication, in Proceeding of the International Symposium on VLSI Design Automation and Test (VLSI-DAT), 2010, pp. 315\u2013318","DOI":"10.1109\/VDAT.2010.5496752"},{"key":"9823_CR5","doi-asserted-by":"crossref","unstructured":"F. Y. Busaba, C. A. Krygowski, W. H. Li, E. M. Schwarz, and S. R. Carlough, The IBM z900 Decimal Arithmetic Unit, in Proceeding of the 35th AsilomarConference Signals, Systems, and Computers, 2001, pp. 1335\u20131339","DOI":"10.1109\/ACSSC.2001.987708"},{"key":"9823_CR6","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1147\/rd.435.0671","volume":"43","author":"MA Check","year":"1999","unstructured":"M.A. Check, T.J. Slegel, Custom S\/390 G5 and G6 microprocessors. IBM J. Res. Dev. 43, 671\u2013680 (1999)","journal-title":"IBM J. Res. Dev."},{"key":"9823_CR7","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1109\/TEC.1958.5222665","volume":"EC\u20137","author":"JF Couleur","year":"1958","unstructured":"J.F. Couleur, Couleur, BIDEC-A binary-to-decimal or decimal-to-binary converter. IRE Trans. Electron. Comput. EC\u20137, 313\u2013316 (1958)","journal-title":"IRE Trans. Electron. Comput."},{"key":"9823_CR8","doi-asserted-by":"crossref","unstructured":"M. F. Cowlishaw, Decimal Floating-Point: Algorism for Computers, in Proceeding of the 16th IEEE Symposium on Computer Arithmetic, 2003, pp. 104\u2013111","DOI":"10.1109\/ARITH.2003.1207666"},{"key":"9823_CR9","doi-asserted-by":"crossref","unstructured":"J. P. Deschamps, G. Sutter, Decimal division: Algorithms and FPGA implementations, in Proceeding of the VI Southern Programmable Logic Conference (SPL), 2010, pp. 67\u201372","DOI":"10.1109\/SPL.2010.5483000"},{"issue":"10","key":"9823_CR10","first-page":"1471","volume":"40","author":"S Gorgin","year":"2009","unstructured":"S. Gorgin, G. Jaberipur, A fully redundant decimal adder and its application in parallel decimal multipliers. Micro Electron. J. 40(10), 1471\u20131481 (2009)","journal-title":"Micro Electron. J."},{"key":"9823_CR11","doi-asserted-by":"crossref","unstructured":"S. Gorgin, G. Jaberipur, and B. Parhami, Design and Evaluation of Decimal Array Multipliers, in Proceeding of the 43th Asilomar Signals, Systems, & Computers, 2009, pp. 1782\u20131786","DOI":"10.1109\/ACSSC.2009.5470205"},{"key":"9823_CR12","doi-asserted-by":"crossref","first-page":"427","DOI":"10.1049\/el:19690325","volume":"5","author":"HH Guild","year":"1969","unstructured":"H.H. Guild, Fast decimal-binary conversion. Electron. Lett. 5, 427\u2013428 (1969)","journal-title":"Electron. Lett."},{"key":"9823_CR13","doi-asserted-by":"crossref","unstructured":"IEEE Standards Committee, 754\u20132008 IEEE Standard for Floating-Point Arithmetic, 2008. doi: 10.1109\/IEEESTD.2008.4610935","DOI":"10.1109\/IEEESTD.2008.4610935"},{"issue":"4","key":"9823_CR14","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1049\/iet-cdt:20060160","volume":"1","author":"G Jaberipur","year":"2007","unstructured":"G. Jaberipur, A. Kaivani, Binary-coded decimal digit multipliers. IET Comput. Digital Tech.1 1(4), 377\u2013381 (2007)","journal-title":"IET Comput. Digital Tech.1"},{"issue":"11","key":"9823_CR15","doi-asserted-by":"crossref","first-page":"1539","DOI":"10.1109\/TC.2009.110","volume":"58","author":"G Jaberipur","year":"2009","unstructured":"G. Jaberipur, A. Kaivani, Improving the speed of parallel decimal multiplication. IEEE Trans. Comput. 58(11), 1539\u20131552 (2009)","journal-title":"IEEE Trans. Comput."},{"key":"9823_CR16","doi-asserted-by":"crossref","unstructured":"R. K. James, T. K. Shahana, K.P. Jacob, and S. Sasi, Decimal multiplication using compact BCD multiplier, in Proceeding of the International Conference on Electronic Design, 2008, pp. 1\u20136","DOI":"10.1109\/ICED.2008.4786744"},{"key":"9823_CR17","doi-asserted-by":"crossref","unstructured":"A. Kaivani, A. Hosseiny, and G. Jaberipur, Improving the Speed of Decimal Division. IET Comput. Digital Tech. doi: 10.1049\/iet-cdt.2010.0026","DOI":"10.1049\/iet-cdt.2010.0026"},{"issue":"11","key":"9823_CR18","doi-asserted-by":"crossref","first-page":"1798","DOI":"10.1093\/comjnl\/bxr012","volume":"54","author":"A Kaivani","year":"2011","unstructured":"A. Kaivani, G. Jaberipur, Decimal CORDIC rotation based on selection by rounding. Comput. J. 54(11), 1798\u20131809 (2011)","journal-title":"Comput. J."},{"key":"9823_CR19","doi-asserted-by":"crossref","unstructured":"T. Lang, A. Nannarelli, A Radix-10 Combinational Multiplier, in Proceeding of the 40th Asilomar Conference Signals, Systems, & Computers, 2006, pp. 313\u2013317","DOI":"10.1109\/ACSSC.2006.354758"},{"issue":"6","key":"9823_CR20","doi-asserted-by":"crossref","first-page":"727","DOI":"10.1109\/TC.2007.1038","volume":"56","author":"T Lang","year":"2007","unstructured":"T. Lang, A. Nannarelli, A Radix-10 Digit-recurrence division unit: algorithm and architecture. IEEE Trans. Comput. 56(6), 727\u2013739 (2007)","journal-title":"IEEE Trans. Comput."},{"key":"9823_CR21","doi-asserted-by":"crossref","unstructured":"K. J. Lin, Y. C. Chiu, and T. H. Lin, A decimal squarer with efficient partial product generation, in Proceeding of the 18th IEEE\/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC), 2010, pp. 213\u2013218","DOI":"10.1109\/VLSISOC.2010.5642662"},{"issue":"12","key":"9823_CR22","doi-asserted-by":"crossref","first-page":"1479","DOI":"10.1109\/T-C.1971.223160","volume":"C\u201320","author":"JD Nicoud","year":"1971","unstructured":"J.D. Nicoud, Nicoud, iterative arrays for radix conversion. IEEE Trans. Comput. C\u201320(12), 1479\u20131489 (1971)","journal-title":"IEEE Trans. Comput."},{"key":"9823_CR23","doi-asserted-by":"crossref","first-page":"808","DOI":"10.1109\/T-C.1970.223044","volume":"C\u201319","author":"VT Rhyne","year":"1970","unstructured":"V.T. Rhyne, Serial binary-to-decimal and decimal-to-binary conversion. IEEE Trans. Comput. C\u201319, 808\u2013812 (1970)","journal-title":"IEEE Trans. Comput."},{"key":"9823_CR24","doi-asserted-by":"crossref","first-page":"506","DOI":"10.1109\/TC.1968.226913","volume":"C\u201317","author":"MS Schmookler","year":"1968","unstructured":"M.S. Schmookler, High-speed binary-to-decimal conversion. IEEE Trans. Comput. (Short Notes) C\u201317, 506\u2013508 (1968)","journal-title":"IEEE Trans. Comput. (Short Notes)"},{"key":"9823_CR25","doi-asserted-by":"crossref","unstructured":"E. M. Schwarz, S. R. Carlough, Power6 decimal divide, in Proceeding of the 18th IEEE Symposium on Application -specific Systems, Architectures and Processors, 2007, pp. 128\u2013133","DOI":"10.1109\/ASAP.2007.4429969"},{"key":"9823_CR26","doi-asserted-by":"crossref","unstructured":"G. Sutter, E. Todorovich, G. Bioul, M. Vazquez, and J.-P.Deschamps, FPGA implementations of BCD multipliers, in Proceeding of the IEEE International Conference on Reconfigurable Computing and FPGAs 2009 (ReConFig\u201909), Cancun, Mexico, 2009, pp. 36\u201341","DOI":"10.1109\/ReConFig.2009.28"},{"issue":"5","key":"9823_CR27","doi-asserted-by":"crossref","first-page":"679","DOI":"10.1109\/TC.2009.167","volume":"59","author":"A Vazquez","year":"2010","unstructured":"A. Vazquez, E. Antelo, P. Montuschi, Improved design of high-performance parallel decimal multipliers. IEEE Trans. Comput. 59(5), 679\u2013693 (2010)","journal-title":"IEEE Trans. Comput."},{"key":"9823_CR28","doi-asserted-by":"crossref","unstructured":"S. Veeramachaneni, M. B. Srinivas, Novel High-Speed Architecture for 32-Bit Binary Coded Decimal (BCD) Multiplier, in Proceeding of the International Symposium on Communications and Information Technologies (ISCIT), 2008, pp. 543\u2013546","DOI":"10.1109\/ISCIT.2008.4700251"},{"key":"9823_CR29","unstructured":"L. K. Wang, Processor support for decimal floating-point arithmetic, PhD thesis, University of Wisconsin-Madison, 2007"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-014-9823-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-014-9823-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-014-9823-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T11:38:24Z","timestamp":1746272304000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-014-9823-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6,17]]},"references-count":29,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2014,12]]}},"alternative-id":["9823"],"URL":"https:\/\/doi.org\/10.1007\/s00034-014-9823-4","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,6,17]]}}}