{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T14:11:06Z","timestamp":1751897466738,"version":"3.40.4"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2014,6,6]],"date-time":"2014-06-06T00:00:00Z","timestamp":1402012800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2014,11]]},"DOI":"10.1007\/s00034-014-9825-2","type":"journal-article","created":{"date-parts":[[2014,6,5]],"date-time":"2014-06-05T08:03:50Z","timestamp":1401955430000},"page":"3663-3670","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Implementation of AES Key Schedule Using Look-Ahead Technique"],"prefix":"10.1007","volume":"33","author":[{"given":"Rashmi R.","family":"Rachh","sequence":"first","affiliation":[]},{"given":"P. V. Ananda","family":"Mohan","sequence":"additional","affiliation":[]},{"given":"B. S.","family":"Anami","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,6,6]]},"reference":[{"key":"9825_CR1","unstructured":"Advanced Encryption Standard-(AES), Federal Information Processing Standards Publications-FIPS 197, http:\/\/csrc.nist.gov\/publication\/fips-197.pdf Accessed November 2001"},{"key":"9825_CR2","doi-asserted-by":"crossref","unstructured":"P. Bullens, F.X. Standaert, J.J. Quisquater, P. Pellegrin, G.Rouvroy, Implementation of the AES-128 on Virtex-5 FPGAs, Progress in Cryptology-AfricaCrypt 2008, Lecture Notes in Computer Science, vol. 5023 (Springer, Berlin, 2008), pp. 16\u201326","DOI":"10.1007\/978-3-540-68164-9_2"},{"key":"9825_CR3","doi-asserted-by":"crossref","unstructured":"M. Fayed, M. El-Kharashi, F. Watheq Gebali, A high-speed, fully-pipelined VLSI architecture for real-time AES, in Proceedings of the 4th International Conference on Information & Communications Technology, IEEE 2006","DOI":"10.1109\/ITICT.2006.358286"},{"issue":"1","key":"9825_CR4","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1049\/ip-ifs:20055006","volume":"152","author":"M Feldhofer","year":"2005","unstructured":"M. Feldhofer, J. Wolkerstorfer, V. Rijmen, AES implementation on a grain of sand. IEE Proc. Inf. Secur. 152(1), 13\u201320 (2005)","journal-title":"IEE Proc. Inf. Secur."},{"issue":"1","key":"9825_CR5","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1049\/iet-ifs:20060059","volume":"1","author":"T Good","year":"2007","unstructured":"T. Good, M. Benaissa, Pipelined AES on FPGA with support for feedback modes (in a multi-channel environment). IET Inf. Secur. 1(1), 1\u201310 (2007)","journal-title":"IET Inf. Secur."},{"issue":"7","key":"9825_CR6","doi-asserted-by":"crossref","first-page":"1477","DOI":"10.1109\/TCSI.2006.875179","volume":"53","author":"T Good","year":"2006","unstructured":"T. Good, M. Benaissa, Very small FPGA application specific instruction processor AES. IEEE Trans. Circuits Sys. 53(7), 1477\u20131486 (2006)","journal-title":"IEEE Trans. Circuits Sys."},{"key":"9825_CR7","unstructured":"I. Hammad, K. El-Sankary, E. El-Masry, High-speed AES encryptor with efficient merging techniques. IEEE Embed. Sys. Lett. 2, 67\u201371 (2010)"},{"key":"9825_CR8","doi-asserted-by":"crossref","unstructured":"A. Hodjat, D. D. Hwang, B.C. Lai, K. Tiri, I. M. Verbauwhede, A 3.84 Gbits\/s AES CryptoCoprocessor with modes of operation in a 0.18- $$\\mu $$ \u03bc m CMOS technology, in Proceedings of the 15th ACM Great Lakes Symposium on VLSI (GLSVLSI 2005), pp. 351\u2013356, 2005","DOI":"10.1145\/1057661.1057677"},{"key":"9825_CR9","doi-asserted-by":"crossref","first-page":"366","DOI":"10.1109\/TC.2006.49","volume":"55","author":"A Hodjat","year":"2006","unstructured":"A. Hodjat, I. Verbauwhede, Area-throughput trade-offs for fully pipe-lined 30 to 70 Gbits\/s AES processors. IEEE Trans. Comput. 55, 366\u2013372 (2006)","journal-title":"IEEE Trans. Comput."},{"key":"9825_CR10","doi-asserted-by":"crossref","first-page":"615","DOI":"10.1109\/TCSI.2005.859052","volume":"53","author":"SF Hsiao","year":"2006","unstructured":"S.F. Hsiao, M.C. Chen, C.S. Tu, Memory-Free Low Cost Design of Advanced encryption standard using common sub-expression elimination for sub-functions in transformations. IEEE Trans. Circuits Sys. CAS-I 53, 615\u2013626 (2006)","journal-title":"IEEE Trans. Circuits Sys. CAS-I"},{"key":"9825_CR11","doi-asserted-by":"crossref","unstructured":"P.C. Liu, H.C. Chang, C.Y. Lee, A 1.69Gb\/s area-efficient AES crypto core with compact on-the-fly key expansion unit, in Proceedings of the European Solid-State Circuits Conference Athens, Greece, pp. 404\u2013407, 2009.","DOI":"10.1109\/ESSCIRC.2009.5326020"},{"issue":"4","key":"9825_CR12","doi-asserted-by":"crossref","first-page":"483","DOI":"10.1109\/TC.2003.1190589","volume":"52","author":"S Mangard","year":"2003","unstructured":"S. Mangard, M. Aigner, S. Dominikus, A highly regular and scalable AES hardware architecture. IEEE Trans. Comput. 52(4), 483\u2013491 (2003)","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"9825_CR13","doi-asserted-by":"crossref","first-page":"767","DOI":"10.1109\/JSSC.2011.2108131","volume":"46","author":"SK Mathew","year":"2011","unstructured":"S.K. Mathew et al., 53 Gbps native GF $$(2^{4})^{2}$$ ( 2 4 ) 2 composite field AES -encrypt \/ decrypt accelerator for content protection in 45 nm High performance microprocessors. IEEE J. Solid-State Circuits 46(4), 767\u2013776 (2011)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"9825_CR14","doi-asserted-by":"crossref","unstructured":"R.R. Rachh, P.V. Ananda Mohan, B.S. Anami, Efficient Implementations of AES S- box and Inverse S-box, in Proceedings of the IEEE TENCON, (Singapore 2009) pp 1\u20136","DOI":"10.1109\/TENCON.2009.5395837"},{"key":"9825_CR15","doi-asserted-by":"crossref","unstructured":"R.R. Rachh, P.V. Ananda Mohan, B.S. Anami, Efficient implementations of AES encryption and decryption, in Circuits, Systems and Signal Processing, vol. 31 (Springer, Berlin 2012) pp. 1765\u20131785","DOI":"10.1007\/s00034-012-9395-0"},{"key":"9825_CR16","doi-asserted-by":"crossref","unstructured":"A. Satoh, S. Morioka, K. Takano, A Compact Rijndael Hardware Architecture with S-box Optimization, ASIACRYPT 2001. LNCS, vol. 2248, (Springer, Berlin 2001) pp. 239\u2013254","DOI":"10.1007\/3-540-45682-1_15"},{"key":"9825_CR17","doi-asserted-by":"crossref","unstructured":"T. Vinh, J. Park, Y. Kim, K. Kim, An FPGA Implementation of 30Gbps Security Module for GPON Systems, in Proceedings of the IEEE Conference on Computer and Information Technology, pp. 868\u2013872, 2008.","DOI":"10.1109\/CIT.2008.4594788"},{"key":"9825_CR18","doi-asserted-by":"crossref","unstructured":"M.M. Wong, M.L.D. Wong, A.K. Nandi, I. Hijazin, Composite field GF $$(((2^{2})^{2})^{2})$$ ( ( ( 2 2 ) 2 ) 2 ) advanced encryption standard (AES) S-box with algebraic normal form representation in the subfield inversion. IET circuits, Devices and Systems, pp. 471\u2013476, 2011","DOI":"10.1049\/iet-cds.2010.0435"},{"issue":"6","key":"9825_CR19","doi-asserted-by":"crossref","first-page":"1151","DOI":"10.1109\/TVLSI.2011.2141693","volume":"20","author":"MM Wong","year":"2012","unstructured":"M.M. Wong, M.L.D. Wong, A.K. Nandi, I. Hijazin, Construction of optimum Composite field architecture for compact high-throughput AES s-boxes. IEEE Trans VLSI Sys 20(6), 1151\u20131155 (2012)","journal-title":"IEEE Trans VLSI Sys"},{"issue":"9","key":"9825_CR20","doi-asserted-by":"crossref","first-page":"957","DOI":"10.1109\/TVLSI.2004.832943","volume":"12","author":"X Zhang","year":"2004","unstructured":"X. Zhang, K.K. Parhi, High speed VLSI architectures for AES algorithm. IEEE Trans. VLSI Sys. 12(9), 957\u2013967 (2004)","journal-title":"IEEE Trans. VLSI Sys."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-014-9825-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-014-9825-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-014-9825-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T07:08:46Z","timestamp":1746256126000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-014-9825-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6,6]]},"references-count":20,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2014,11]]}},"alternative-id":["9825"],"URL":"https:\/\/doi.org\/10.1007\/s00034-014-9825-2","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2014,6,6]]}}}