{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,29]],"date-time":"2025-10-29T06:12:00Z","timestamp":1761718320286,"version":"3.40.4"},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2014,7,17]],"date-time":"2014-07-17T00:00:00Z","timestamp":1405555200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1007\/s00034-014-9853-y","type":"journal-article","created":{"date-parts":[[2014,7,16]],"date-time":"2014-07-16T13:58:13Z","timestamp":1405519093000},"page":"21-40","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":10,"title":["Dynamic Crosstalk Analysis in Coupled Interconnects for Ultra-Low Power Applications"],"prefix":"10.1007","volume":"34","author":[{"given":"Rohit","family":"Dhiman","sequence":"first","affiliation":[]},{"given":"Rajeevan","family":"Chandel","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,7,17]]},"reference":[{"issue":"5","key":"9853_CR1","doi-asserted-by":"crossref","first-page":"892","DOI":"10.1109\/TCAD.2005.855961","volume":"25","author":"K Agarwal","year":"2006","unstructured":"K. Agarwal, D. Sylvester, D. Blaauw, Modeling and analysis of crosstalk noise in coupled RLC interconnects. IEEE Trans Comput. Aided Des. Integr. Circuits Syst. 25(5), 892\u2013901 (2006)","journal-title":"IEEE Trans Comput. Aided Des. Integr. Circuits Syst."},{"issue":"7","key":"9853_CR2","doi-asserted-by":"crossref","first-page":"1597","DOI":"10.1109\/TCSI.2009.2034233","volume":"57","author":"M Alioto","year":"2010","unstructured":"M. Alioto, Understanding DC behavior of subthreshold CMOS logic through closed-form analysis. IEEE Trans. Circuits Syst. 57(7), 1597\u20131607 (2010)","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"8","key":"9853_CR3","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/TVLSI.2009.2017443","volume":"17","author":"JH Anderson","year":"2009","unstructured":"J.H. Anderson, F.N. Najm, Low power programmable FPGA routing circuitry. IEEE Trans. Very Large Scale Integr. Syst. 17(8), 1048\u20131060 (2009)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"9","key":"9853_CR4","doi-asserted-by":"crossref","first-page":"1778","DOI":"10.1109\/JSSC.2005.852162","volume":"40","author":"BH Calhoun","year":"2005","unstructured":"B.H. Calhoun, A. Chandrakasan, Modeling and sizing for minimum energy operation in subthreshold circuits. IEEE J. Solid State Circuits 40(9), 1778\u20131786 (2005)","journal-title":"IEEE J. Solid State Circuits"},{"key":"9853_CR5","doi-asserted-by":"crossref","unstructured":"B.H. Calhoun, A. Wang, A. Chandrakasan, Device sizing for minimum energy operation in subthreshold circuits, in Proceedings of the IEEE Custom Integrated Circuits Conference, 2004, pp. 95\u201398","DOI":"10.1109\/CICC.2004.1358745"},{"issue":"1","key":"9853_CR6","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1108\/13565360510575549","volume":"22","author":"R Chandel","year":"2005","unstructured":"R. Chandel, S. Sarkar, R.P. Agarwal, Repeater insertion in global interconnects in VLSI circuits. Microelectron. Int. 22(1), 43\u201350 (2005)","journal-title":"Microelectron. Int."},{"issue":"4","key":"9853_CR7","doi-asserted-by":"crossref","first-page":"360","DOI":"10.1007\/s10825-011-0371-x","volume":"10","author":"D Das","year":"2011","unstructured":"D. Das, H. Rahaman, Crosstalk overshoot\/undershoot analysis and its impact on gate oxide reliability in multi-wall carbon nanotube interconnects. J. Comput. Electron. 10(4), 360\u2013372 (2011)","journal-title":"J. Comput. Electron."},{"issue":"2","key":"9853_CR8","first-page":"861","volume":"32","author":"H Fathabadi","year":"2013","unstructured":"H. Fathabadi, Ultra low power improved differential amplifier. Circuits Syst. Signal Process. 32(2), 861\u2013875 (2013)","journal-title":"Circuits Syst. Signal Process."},{"issue":"8","key":"9853_CR9","doi-asserted-by":"crossref","first-page":"696","DOI":"10.1016\/j.mejo.2013.05.001","volume":"44","author":"S Ge","year":"2013","unstructured":"S. Ge, E.G. Friedman, Data bus swizzling in TSV-based three-dimensional integrated circuits. Microelectron. J. 44(8), 696\u2013705 (2013)","journal-title":"Microelectron. J."},{"issue":"3","key":"9853_CR10","doi-asserted-by":"crossref","first-page":"545","DOI":"10.1016\/j.mejo.2010.12.009","volume":"42","author":"SD Pable","year":"2011","unstructured":"S.D. Pable, M. Hasan, High speed interconnect through device optimization for subthreshold FPGA. Microelectron. J. 42(3), 545\u2013552 (2011)","journal-title":"Microelectron. J."},{"issue":"4","key":"9853_CR11","doi-asserted-by":"crossref","first-page":"560","DOI":"10.1109\/TED.2009.2014429","volume":"56","author":"SN Pu","year":"2009","unstructured":"S.N. Pu, W.Y. Yin, J.F. Mao, Q.H. Liu, Crosstalk prediction of single- and double-walled carbon-nanotube bundle interconnects. IEEE Trans. Electron Devices 56(4), 560\u2013568 (2009)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"1","key":"9853_CR12","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/TNANO.2011.2159014","volume":"12","author":"S Subash","year":"2013","unstructured":"S. Subash, J. Kolar, M.H. Chowdhury, A new spatially rearranged bundle of mixed carbon nanotubes as VLSI Interconnection. IEEE Trans. Nanotechnol. 12(1), 3\u201312 (2013)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"9853_CR13","doi-asserted-by":"crossref","unstructured":"K.T. Tang, E.G. Friedman, Delay and power expressions characterizing a CMOS inverter driving an RLC load, in Proceedings of the IEEE Circuits and Systems Symposium, Geneva, 2000, pp. 283\u2013286","DOI":"10.1109\/ISCAS.2000.856052"},{"key":"9853_CR14","volume-title":"Sub-threshold Design for Ultra Low-Power Systems","author":"A Wang","year":"2006","unstructured":"A. Wang, B.H. Calhoun, A.P. Chandrakasan, Sub-threshold Design for Ultra Low-Power Systems (Springer, New York, 2006)"},{"issue":"1","key":"9853_CR15","doi-asserted-by":"crossref","first-page":"108","DOI":"10.1109\/66.827350","volume":"13","author":"SC Wong","year":"2000","unstructured":"S.C. Wong, T.G.Y. Lee, D.J. Ma, Modeling of interconnect capacitance, delay, and crosstalk in VLSI. IEEE Trans. Semicond. Manuf. 13(1), 108\u2013111 (2000)","journal-title":"IEEE Trans. Semicond. Manuf."},{"key":"9853_CR16","unstructured":"Predictive Technology Model (PTM), http:\/\/ptm.asu.edu . Accessed 14 March 2014"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-014-9853-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-014-9853-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-014-9853-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T20:49:31Z","timestamp":1746305371000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-014-9853-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7,17]]},"references-count":16,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2015,1]]}},"alternative-id":["9853"],"URL":"https:\/\/doi.org\/10.1007\/s00034-014-9853-y","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2014,7,17]]}}}