{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T00:11:44Z","timestamp":1767139904880,"version":"build-2238731810"},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2014,9,27]],"date-time":"2014-09-27T00:00:00Z","timestamp":1411776000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1007\/s00034-014-9887-1","type":"journal-article","created":{"date-parts":[[2014,9,26]],"date-time":"2014-09-26T05:07:52Z","timestamp":1411708072000},"page":"739-759","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":25,"title":["A Symmetric, Multi-Threshold, High-Speed and Efficient-Energy 1-Bit Full Adder Cell Design Using CNFET Technology"],"prefix":"10.1007","volume":"34","author":[{"given":"Yavar","family":"Safaei\u00a0Mehrabani","sequence":"first","affiliation":[]},{"given":"Mohammad","family":"Eshghi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,9,27]]},"reference":[{"issue":"519","key":"9887_CR1","first-page":"1","volume":"6","author":"M Bagherizadeh","year":"2011","unstructured":"M. Bagherizadeh, M. Eshghi, Two novel low-power and high-speed dynamic carbon nanotube full-adder cells. Nanoscale Res. Lett. 6(519), 1\u20137 (2011)","journal-title":"Nanoscale Res. Lett."},{"key":"9887_CR2","doi-asserted-by":"crossref","unstructured":"M. Budnik, A. Raychowdhury, A. Bansal, K. Roy, A high density, carbon nanotube capacitor for decoupling applications, in Proc. 43rd Annual Design Automation Conference (DAC), San Francisco, CA, pp. 935\u2013938 (2006)","DOI":"10.1145\/1146909.1147146"},{"issue":"6","key":"9887_CR3","doi-asserted-by":"crossref","first-page":"686","DOI":"10.1109\/TVLSI.2005.848806","volume":"13","author":"CH Chang","year":"2005","unstructured":"C.H. Chang, J. Gu, M. Zhang, A review of 0.18- $$\\mu {\\rm {m}}$$ \u03bc m full adder performances for tree structured arithmetic circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 13(6), 686\u2013695 (2005)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"9887_CR4","doi-asserted-by":"crossref","unstructured":"G. Cho, Y.B. Kim, F. Lombardi, Assessment of CNTFET based circuit performance and robustness to PVT variations, in Proc. 52nd IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), Cancun, Mexico, pp. 1106\u20131109 (2009)","DOI":"10.1109\/MWSCAS.2009.5235961"},{"key":"9887_CR5","doi-asserted-by":"crossref","unstructured":"G. Cho, Y.B. Kim, F. Lombardi, M. Choi, Performance evaluation of CNFET-based logic gates. in IEEE International Instrumentation and Measurement Technology Conference (I2MTC), Singapore, pp. 909\u2013912 (2009)","DOI":"10.1109\/IMTC.2009.5168580"},{"issue":"3","key":"9887_CR6","doi-asserted-by":"crossref","first-page":"362","DOI":"10.1166\/jno.2009.1052","volume":"4","author":"CJ Clement Singh","year":"2009","unstructured":"C.J. Clement Singh, S.K. Sarkar, A.K. Biswas, Implementation of 4-bit reversible parallel adder using nanoelectronic single-electron circuitry. J. Nanoelectron. Optoelectron. 4(3), 362\u2013369 (2009)","journal-title":"J. Nanoelectron. Optoelectron."},{"issue":"8","key":"9887_CR7","doi-asserted-by":"crossref","first-page":"1520","DOI":"10.1166\/jctn.2011.1845","volume":"8","author":"J Deng","year":"2011","unstructured":"J. Deng, C. Chen, Hybrid CMOS-SET arithmetic circuit design using Coulomb blockade oscillation characteristic. J. Comput. Theor. Nanosci. 8(8), 1520\u20131526 (2011)","journal-title":"J. Comput. Theor. Nanosci."},{"issue":"12","key":"9887_CR8","doi-asserted-by":"crossref","first-page":"3186","DOI":"10.1109\/TED.2007.909030","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application-part I: model of the intrinsic channel region. IEEE Trans. Electron. Dev. 54(12), 3186\u20133194 (2007)","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"12","key":"9887_CR9","doi-asserted-by":"crossref","first-page":"3195","DOI":"10.1109\/TED.2007.909043","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application-part II: full device model and circuit performance benchmarking. IEEE Trans. Electron. Dev. 54(12), 3195\u20133205 (2007)","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"2","key":"9887_CR10","doi-asserted-by":"crossref","first-page":"184","DOI":"10.1109\/TNANO.2009.2028343","volume":"9","author":"K El-Shabrawy","year":"2010","unstructured":"K. El-Shabrawy, K. Maharatna, D. Bagnall, B.M. Al-Hashimi, Modeling SWCNT bandgap and effective mass variation using a Monte Carlo approach. IEEE Trans. Nanotechnol. 9(2), 184\u2013193 (2010)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"1","key":"9887_CR11","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/s00034-012-9438-6","volume":"32","author":"M Ghadiry","year":"2013","unstructured":"M. Ghadiry, M. Nadi, A. KhariA\u2019Ain, Discrepant low PDP 8-Bit adder. Circ. Syst. Signal Process. 32(1), 1\u201314 (2013)","journal-title":"Circ. Syst. Signal Process."},{"key":"9887_CR12","unstructured":"J. Guo, S. Datta, M. Lundstrom, A numerical study of scaling issues for Schottky barrier carbon nanotube transistors. Phys. Rev. B, 68, 125409 (2003)"},{"key":"9887_CR13","unstructured":"J. Guo, A. Javey, H. Dai, S. Datta, M. Lundstrom, Predicted performance advantages of carbon nanotube transistors with doped nanotubes as source\/drain. Phys. Rev. B, 309, 39 (2003)"},{"key":"9887_CR14","doi-asserted-by":"crossref","unstructured":"O. Kavehei, M. Rahimi Azghadi, K. Navi, A.P. Mirbaha, Design of robust and high-performance 1-Bit CMOS full adder for nanometer design, IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Montpellier, France, pp. 10\u201315 (2008)","DOI":"10.1109\/ISVLSI.2008.16"},{"issue":"1","key":"9887_CR15","doi-asserted-by":"crossref","first-page":"1","DOI":"10.5121\/vlsic.2011.2101","volume":"2","author":"A Khatir","year":"2011","unstructured":"A. Khatir, S. Abdolahzadegan, I. Mahmoudi, High speed multiple valued logic full adder using carbon nanotube field effect transistor. Int. J. VLSI Design Commun. Syst. (VLSICS) 2(1), 1\u20139 (2011)","journal-title":"Int. J. VLSI Design Commun. Syst. (VLSICS)"},{"key":"9887_CR16","doi-asserted-by":"crossref","unstructured":"Y.B. Kim, Y.B. Kim, F. Lombardi, A novel design methodology to optimize the speed and power of the CNTFET circuits, in Proc. 52nd IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), Cancun, Mexico, pp. 1130\u20131133 (2009)","DOI":"10.1109\/MWSCAS.2009.5235967"},{"key":"9887_CR17","doi-asserted-by":"crossref","unstructured":"S. Lin, Y.B. Kim, F. Lombardi, A novel CNFET based ternary logic gate design, in Proc. 52nd IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), Cancun, Mexico, pp. 435\u2013438 (2009)","DOI":"10.1109\/MWSCAS.2009.5236063"},{"issue":"2","key":"9887_CR18","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1109\/TNANO.2009.2036845","volume":"10","author":"S Lin","year":"2011","unstructured":"S. Lin, Y.B. Kim, F. Lombardi, CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE Trans. Nanotechnol. 10(2), 217\u2013225 (2011)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"9887_CR19","doi-asserted-by":"crossref","unstructured":"S. Lin, Y.B. Kim, F. Lombardi, Y.J. Lee, A new SRAM cell design using CNTFETs. IEEE International SOC Design Conference (ISOCC), Busan, Korea, pp. 168\u2013171 (2008)","DOI":"10.1109\/SOCDC.2008.4815599"},{"issue":"2","key":"9887_CR20","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1007\/s00034-011-9344-3","volume":"31","author":"MH Moaiyeri","year":"2012","unstructured":"M.H. Moaiyeri, R. Chavoshisani, A. Jalali, K. Navi, O. Hashemipour, High-performance mixed-mode universal min\u2013max circuits for nanotechnology. Circ. Syst. Signal Process. 31(2), 465\u2013488 (2012)","journal-title":"Circ. Syst. Signal Process."},{"issue":"5","key":"9887_CR21","doi-asserted-by":"crossref","first-page":"1631","DOI":"10.1007\/s00034-012-9413-2","volume":"31","author":"MH Moaiyeri","year":"2012","unstructured":"M.H. Moaiyeri, K. Navi, O. Hashemipour, Design and evaluation of CNFET-based quaternary circuits. Circ. Syst. Signal Process. 31(5), 1631\u20131652 (2012)","journal-title":"Circ. Syst. Signal Process."},{"issue":"2","key":"9887_CR22","doi-asserted-by":"crossref","first-page":"114","DOI":"10.1007\/BF03353628","volume":"2","author":"K Navi","year":"2010","unstructured":"K. Navi, R. Sharifi Rad, A low-voltage and energy-efficient full adder cell based on carbon nanotube technology. Nano-Micro Lett. 2(2), 114\u2013120 (2010)","journal-title":"Nano-Micro Lett."},{"issue":"10","key":"9887_CR23","doi-asserted-by":"crossref","first-page":"1441","DOI":"10.1016\/j.mejo.2009.06.005","volume":"40","author":"K Navi","year":"2009","unstructured":"K. Navi, V. Foroutan, M. Rahimi Azghadi, M. Maeen, M. Ebrahimpour, M. Kaveh, A. Kavehei, A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter. Microelectron. J. 40(10), 1441\u20131448 (2009)","journal-title":"Microelectron. J."},{"issue":"19","key":"9887_CR24","doi-asserted-by":"crossref","first-page":"1395","DOI":"10.1587\/elex.6.1395","volume":"6","author":"K Navi","year":"2009","unstructured":"K. Navi, A. Momeni, F. Sharifi, P. Keshavarzian, Two novel ultra high speed carbon nanotube full-adder cells. IEICE Electron. express 6(19), 1395\u20131401 (2009)","journal-title":"IEICE Electron. express"},{"key":"9887_CR25","doi-asserted-by":"crossref","unstructured":"K. Navi, S. Sayedsalehi, R. Farazkish, M. Rahimi Azghadi, Five-input majority gate, a new device for quantum-dot cellular automata. J. Comput. Theor. Nanosci. 7(8), 1546\u20131553 (2010)","DOI":"10.1166\/jctn.2010.1517"},{"issue":"4","key":"9887_CR26","doi-asserted-by":"crossref","first-page":"744","DOI":"10.1109\/TNANO.2010.2076323","volume":"10","author":"N Patil","year":"2011","unstructured":"N. Patil, A. Lin, J. Zhang, H. Wei, K. Anderson, H.S.P. Wong, S. Mitra, Scalable carbon nanotube computational and storage circuits immune to metallic and mispositioned carbon nanotubes. IEEE Trans. Nanotechnol. 10(4), 744\u2013750 (2011)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"5","key":"9887_CR27","doi-asserted-by":"crossref","first-page":"549","DOI":"10.1080\/002072199133265","volume":"86","author":"W Porod","year":"1999","unstructured":"W. Porod, C. Lent, G.H. Bernstein, A.O. Orlov, I. Hamlani, G.L. Snider, J.L. Merz, Quantum-dot cellular automata: computing with coupled quantum dots. Int. J. Electron. 86(5), 549\u2013590 (1999)","journal-title":"Int. J. Electron."},{"key":"9887_CR28","unstructured":"Predictive Technology Model, http:\/\/ptm.asu.edu . Accessed 15 July 2012"},{"issue":"2","key":"9887_CR29","doi-asserted-by":"crossref","first-page":"168","DOI":"10.1109\/TNANO.2004.842068","volume":"4","author":"A Raychowdhury","year":"2005","unstructured":"A. Raychowdhury, K. Roy, Carbon-nanotube-based voltage-mode multiple-valued logic design. IEEE Trans. Nanotechnol. 4(2), 168\u2013179 (2005)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"11","key":"9887_CR30","doi-asserted-by":"crossref","first-page":"2391","DOI":"10.1109\/TCSI.2007.907799","volume":"54","author":"A Raychowdhury","year":"2007","unstructured":"A. Raychowdhury, K. Roy, Carbon nanotube electronics: design of high-performance and low-power digital circuits. IEEE Trans. Circ. Syst. I Reg. Papers 54(11), 2391\u20132401 (2007)","journal-title":"IEEE Trans. Circ. Syst. I Reg. Papers"},{"key":"9887_CR31","doi-asserted-by":"crossref","unstructured":"M.R. Reshadinezhad, M.H. Moaiyeri, K. Navi, An energy-efficient full adder cell using CNFET technology. IEICE Trans. Electron. E95-c(4), 744\u2013751 (2012)","DOI":"10.1587\/transele.E95.C.744"},{"key":"9887_CR32","unstructured":"H. Shahidipour, A. Ahmadi, K. Maharatna, Effect of variability in SWCNT-based logic gates, in International Symposium on Integrated Circuits (ISIC), Singapore, pp. 252\u2013255 (2009)"},{"issue":"1","key":"9887_CR33","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1109\/92.988727","volume":"10","author":"AM Shams","year":"2002","unstructured":"A.M. Shams, T.K. Darwish, M.A. Bayoumi, Performance analysis of low-power 1-Bit CMOS full adder cells. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 10(1), 20\u201329 (2002)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"9887_CR34","volume-title":"Principles of CMOS VLSI Design: A system Perspective","author":"N Weste","year":"1993","unstructured":"N. Weste, K. Eshraghian, Principles of CMOS VLSI Design: A system Perspective (Addison-Wesley, Reading, MA, 1993)"}],"updated-by":[{"DOI":"10.1007\/s00034-015-9968-9","type":"correction","label":"Correction","source":"publisher","updated":{"date-parts":[[2015,1,24]],"date-time":"2015-01-24T00:00:00Z","timestamp":1422057600000}}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-014-9887-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-014-9887-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-014-9887-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,4]],"date-time":"2025-05-04T16:56:19Z","timestamp":1746377779000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-014-9887-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9,27]]},"references-count":34,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2015,3]]}},"alternative-id":["9887"],"URL":"https:\/\/doi.org\/10.1007\/s00034-014-9887-1","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,9,27]]}}}