{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T01:35:12Z","timestamp":1648517712864},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2014,9,23]],"date-time":"2014-09-23T00:00:00Z","timestamp":1411430400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2015,4]]},"DOI":"10.1007\/s00034-014-9892-4","type":"journal-article","created":{"date-parts":[[2014,9,23]],"date-time":"2014-09-23T23:53:46Z","timestamp":1411516426000},"page":"1057-1075","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Built-in Self Test Power and Test Time Analysis in On-chip Networks"],"prefix":"10.1007","volume":"34","author":[{"given":"Mahdieh Nadi","family":"Senejani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahdiar","family":"Ghadiry","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chia Yee","family":"Ooi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad Nadzir","family":"Marsono","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,9,23]]},"reference":[{"key":"9892_CR1","unstructured":"1149.1-1990 - IEEE standard test access port and boundary-scan architecture"},{"key":"9892_CR2","unstructured":"N. Ahmed, M. Tehranipour, M. Nourani, Extending jtag for testing signal integrity in SOCs, in Proceedings of the Design, Automation and Test (2003), pp. 218\u2013223"},{"key":"9892_CR3","doi-asserted-by":"crossref","unstructured":"A. Banerjee, R. Mullins, S. Moore, A power and energy exploration of network-on-chip architectures, in First International Symposium on Networks-on-Chip (2007), pp. 163\u2013172","DOI":"10.1109\/NOCS.2007.6"},{"key":"9892_CR4","unstructured":"N. Banerjee, P. Vellanki, K. Chatha, A power and performance model for network-on-chip architectures, in Proceeding Design, Automation and Test in Europe Conference and Exhibition, vol. 2 (2004), pp. 1250\u20131255"},{"key":"9892_CR5","doi-asserted-by":"crossref","unstructured":"E. Cota, L. Carro, F. Wagner, M. Lubaszewski, Power-aware NOC reuse on the testing of core-based systems. Proc Int Test Conf 1, 612\u2013621 (2003). doi: 10.1109\/TEST.2003.1270888","DOI":"10.1109\/TEST.2003.1270888"},{"key":"9892_CR6","unstructured":"M. Ghadiry, M. Nadi, M.T. Manzuri-Shalmani, D. Rahmati, Effect of number of faults on NOC power and performance, in Proceedings of the 13th International Conference on Parallel and Distributed Systems, ICPADS\u201907, vol. 1 (2007), pp. 1\u20139"},{"key":"9892_CR7","unstructured":"M. Ghadiry, M. Nadi, D. Rahmati, New approach to calculate energy on NOC, in International Conference on Computer and Communication Engineering, ICCCE 2008 (2008), pp. 1098\u20131104"},{"key":"9892_CR8","doi-asserted-by":"crossref","unstructured":"C. Grecu, A. Ivanov, R. Saleh, E. Sogomonyan, P. Pande, On-line fault detection and location for noc interconnects, in International On-Line Testing Symposium (2006). doi: 10.1109\/IOLTS.2006.44","DOI":"10.1109\/IOLTS.2006.44"},{"issue":"1","key":"9892_CR9","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1109\/TVLSI.2010.2091686","volume":"20","author":"A Kahng","year":"2012","unstructured":"A. Kahng, B. Li, L.S. Peh, K. Samadi, Orion 2.0: a power-area simulator for interconnection networks. IEEE Trans VLSI Syst 20(1), 191\u2013196 (2012)","journal-title":"IEEE Trans VLSI Syst"},{"key":"9892_CR10","doi-asserted-by":"crossref","unstructured":"P. Meloni, I. Loi, F. Angiolini, S. Carta, M. Barbaro, L. Raffo, L. Benini, Area and power modeling for networks-on-chip with layout awareness. VLSI Des (2007)","DOI":"10.1155\/2007\/50285"},{"key":"9892_CR11","doi-asserted-by":"crossref","unstructured":"S. Murali, T. Theocharides, N. Vijaykrishnan, M. Irwin, L. Benini, G. DeMicheli, Analysis of error recovery schemes for networks on chips. Des Test Comput. 22(5), 434\u2013442 (2005). doi: 10.1109\/MDT.2005.104","DOI":"10.1109\/MDT.2005.104"},{"issue":"2","key":"9892_CR12","doi-asserted-by":"crossref","first-page":"189","DOI":"10.1166\/jolpe.2013.1253","volume":"9","author":"M Nadi","year":"2013","unstructured":"M. Nadi, M. Ghadiry, C.Y. Ooi, M.N. Marsono, A semi-analytical approach to study the energy consumption of on-chip networks testing. J. Low Power Electron. 9(2), 189\u2013197 (2013)","journal-title":"J. Low Power Electron."},{"key":"9892_CR13","doi-asserted-by":"crossref","unstructured":"P. Pande, A. Ganguly, B. Feero, B. Belzer, C. Grecu, Design of low power reliable networks on chip through joint crosstalk avoidance and forward error correction coding, in IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, DFT \u201906 (2006), pp. 466\u2013476. doi: 10.1109\/DFT.2006.22","DOI":"10.1109\/DFT.2006.22"},{"key":"9892_CR14","unstructured":"C. Patel, S. Chai, S. Yalamanchili, D. Schimmel, Power constrained design of multiprocessor interconnection networks, in Proceedings IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD\u201997 (1997), pp. 408\u2013416"},{"key":"9892_CR15","unstructured":"www.ptm.asu.edu\/ (2013)"},{"key":"9892_CR16","doi-asserted-by":"crossref","unstructured":"J. Xu, W. Wolf, J. Henkel, S. Chakradhar, A methodology for design, modeling, and analysis of networks-on-chip, in IEEE International Symposium on Circuits and Systems, ISCAS 2005. vol. 2 (2005), pp. 1778\u20131781. doi: 10.1109\/ISCAS.2005.1464953","DOI":"10.1109\/ISCAS.2005.1464953"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-014-9892-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-014-9892-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-014-9892-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T15:01:46Z","timestamp":1558537306000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-014-9892-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,9,23]]},"references-count":16,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2015,4]]}},"alternative-id":["9892"],"URL":"https:\/\/doi.org\/10.1007\/s00034-014-9892-4","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,9,23]]}}}