{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,6]],"date-time":"2025-05-06T04:05:22Z","timestamp":1746504322483,"version":"3.40.4"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2014,10,28]],"date-time":"2014-10-28T00:00:00Z","timestamp":1414454400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2015,5]]},"DOI":"10.1007\/s00034-014-9917-z","type":"journal-article","created":{"date-parts":[[2014,10,27]],"date-time":"2014-10-27T17:22:10Z","timestamp":1414430530000},"page":"1431-1459","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["A New Approach for Gate-Level Delay-Insensitive Asynchronous Logic"],"prefix":"10.1007","volume":"34","author":[{"given":"Zhao","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiao","family":"He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carl","family":"Sechen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,10,28]]},"reference":[{"key":"9917_CR1","doi-asserted-by":"crossref","unstructured":"F. Cheng, Y. Chen, S. Huang, C. Yang Huang, Synthesis of QDI FSMs from synchronous specifictions, in: IEEE International Symposium on Asynchronous Circuits and Systems, pp. 61\u201368, (2014)","DOI":"10.1109\/ASYNC.2014.16"},{"key":"9917_CR2","unstructured":"K. Chang; B. Gwee, A low-energy low-voltage asynchronous 8051 microcontroller core, in: IEEE International Symposium on Circuits and Systems, vol. 4 pp. 3184, (2006)"},{"issue":"2","key":"9917_CR3","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1109\/92.502196","volume":"4","author":"SB Furber","year":"1996","unstructured":"S.B. Furber, P. Day, Four-phase micropipeline latch control circuits. IEEE Trans. VLSI Syst. 4(2), 247\u2013253 (1996)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"1","key":"9917_CR4","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/92.988731","volume":"10","author":"GN Hoyer","year":"2001","unstructured":"G.N. Hoyer, G. Yee, C. Sechen, Locally clocked pipelines and dynamic logic. IEEE Trans VLSI Syst. 10(1), 58\u201362 (2001)","journal-title":"IEEE Trans VLSI Syst."},{"key":"9917_CR5","unstructured":"A.M. Lines, Pipelined Asynchronous Circuits, M.Sc. Thesis, California Institute of Technology, (1995)"},{"key":"9917_CR6","unstructured":"A.M. Lines, S. Fairbanks, GasP: a minimal FIFO control, in: IEEE International Symposium on Asynchronous Circuits and Systems, pp. 46\u201353, (2001)"},{"key":"9917_CR7","unstructured":"J. Liu, S. Nowick, M. Seok, Soft MOUSETRAP: a bundled-data asynchronous pipeline scheme tolerant to random viarations at ultra-low supplys, in: IEEE International Symposium on Asynchronous Circuits and Systems, pp. 1\u20137, (2013)"},{"issue":"2","key":"9917_CR8","doi-asserted-by":"crossref","first-page":"338","DOI":"10.1109\/92.386234","volume":"3","author":"S Liu","year":"1995","unstructured":"S. Liu, Implementation of micropipelines in enable\/disable CMOS differential logic. IEEE Trans. VLSI Syst. 3(2), 338\u2013341 (1995)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"9917_CR9","doi-asserted-by":"crossref","unstructured":"A.J. Martin, A. Lines, R. Manohar, M. Nystrom, P. Penzes, R. Southworth, et al., The design of an asynchronous MIPS R3000 microprocessor, in: $$17^{th}$$ 17 th Conference on Advanced VLSI Research in VLSI, pp. 164\u2013181, (1997)","DOI":"10.1109\/ARVLSI.1997.634853"},{"key":"9917_CR10","doi-asserted-by":"crossref","unstructured":"A.J. Martin, The limitations of delay-insensitivity in asynchronous circuits, in: Sixth MIT Conference on Advanced Research in VLSI, pp. 263\u2013278, (1990)","DOI":"10.1007\/978-1-4612-4476-9_35"},{"key":"9917_CR11","doi-asserted-by":"crossref","unstructured":"R. Manohar, A.J. Martin, Quasi-delay-insensitive circuits are turing-complete, CaltechCSTR: cs-tr-95-11, (1995)","DOI":"10.21236\/ADA444284"},{"key":"9917_CR12","unstructured":"R.E. Miller, \u201cSequential Circuits\u201d, Chapter 10, In Switching Theory, vol. 2 (Wiley, NY, 1965)"},{"key":"9917_CR13","doi-asserted-by":"crossref","unstructured":"S. Martin, K. Flautner, T. Mudge, D. Blaauw, Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads, in: Proceedings IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 721\u2013725, (2002)","DOI":"10.1109\/ICCAD.2002.1167611"},{"key":"9917_CR14","doi-asserted-by":"crossref","unstructured":"R.O. Ozdag, P.A. Beerel, High-speed QDI asynchronous pipelines, in: IEEE Proc. of ASYNC, pp. 13\u201322, (2002)","DOI":"10.1109\/ASYNC.2002.1000292"},{"key":"9917_CR15","unstructured":"L.A. Plana, Contributions to the design of asynchronous macromodular systems, Ph.D. dissertation, (Columbia University, 1998)"},{"key":"9917_CR16","doi-asserted-by":"crossref","unstructured":"J. Rabaey, Low Power Design Essentials (Series on Integrated Circuits and Systems, Springer Science, New York, 2009)","DOI":"10.1007\/978-0-387-71713-5"},{"key":"9917_CR17","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"J Rabaey","year":"2003","unstructured":"J. Rabaey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuits: A Design Perspective, 2nd edn. (Pearson Education, NJ, 2003)","edition":"2"},{"issue":"6","key":"9917_CR18","doi-asserted-by":"crossref","first-page":"720","DOI":"10.1145\/63526.63532","volume":"32","author":"IE Sutherland","year":"1989","unstructured":"I.E. Sutherland, Micropipelines. Commun. ACM 32(6), 720\u2013738 (1989)","journal-title":"Commun. ACM"},{"key":"9917_CR19","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-3385-3","volume-title":"Principles of Asynchronous Circuit Design: A System Perspective","author":"J Sparso","year":"2001","unstructured":"J. Sparso, S. Furber, Principles of Asynchronous Circuit Design: A System Perspective (Kluwer Academic Publishers, Boston, 2001)"},{"key":"9917_CR20","unstructured":"M. Singh, The Design of High-throughput Asynchronous Pipelines, Ph.D. dissertation, (Columbia University, Columbia, 2002)"},{"key":"9917_CR21","doi-asserted-by":"crossref","unstructured":"M. Singh, S.M. Nowick, High-throughput asynchronous pipelines for fine-grain dynamic datapaths, in: IEEE International Symposium on Asynchronous Circuits and Systems, pp. 198\u2013209 (2000)","DOI":"10.1109\/ASYNC.2000.837017"},{"issue":"11","key":"9917_CR22","doi-asserted-by":"crossref","first-page":"1256","DOI":"10.1109\/TVLSI.2007.902205","volume":"15","author":"M Singh","year":"2007","unstructured":"M. Singh, S.M. Nowick, The design of high-performance dynamic asynchronous pipelines: lookahead style. IEEE Trans. VLSI Syst. 15(11), 1256\u20131269 (2007)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"6","key":"9917_CR23","doi-asserted-by":"crossref","first-page":"684","DOI":"10.1109\/TVLSI.2007.898732","volume":"15","author":"M Singh","year":"2007","unstructured":"M. Singh, S. Nowick, MOUSETRAP: high-speed transition-signaling asynchronous pipelines. IEEE Trans. VLSI Syst. 15(6), 684\u2013698 (2007)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"11","key":"9917_CR24","doi-asserted-by":"crossref","first-page":"1270","DOI":"10.1109\/TVLSI.2007.902206","volume":"15","author":"M Singh","year":"2007","unstructured":"M. Singh, S. Nowick, The design of high-performance dynamic asynchronous pipelines: high-capacity style. IEEE Trans. VLSI Syst. 15(11), 1270\u20131283 (2007)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"9917_CR25","doi-asserted-by":"crossref","unstructured":"S. Schuster, W. Reohr, P. Cook, D. Heidel, M. Immediato, K. Jenkins, Asynchronous interlocked pipelined CMOS circuits operating at 3.3-4.5 GHz, in: IEEE ISSCC Digest of Technical Papers, pp. 292\u2013293 (2000)","DOI":"10.1109\/ISSCC.2000.839786"},{"key":"9917_CR26","doi-asserted-by":"crossref","unstructured":"C.S. Wallace, A suggestion for a fast multiplier. IEEE Trans. Electron. Comput. EC-13, 114\u2013117 (1964)","DOI":"10.1109\/PGEC.1964.263830"},{"key":"9917_CR27","unstructured":"T.E. Williams, Self-timed rings and their application to division, Ph.D. dissertation, Stanford University (1991)"},{"key":"9917_CR28","doi-asserted-by":"crossref","unstructured":"T.E. Williams, M.A. Horowitz, A zero-overhead self-timed 160ns 54b CMOS divider, ISSCC Digest of Technical Papers, pp. 98\u2013296 (1991)","DOI":"10.1109\/4.98986"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-014-9917-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-014-9917-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-014-9917-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,5]],"date-time":"2025-05-05T16:11:27Z","timestamp":1746461487000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-014-9917-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10,28]]},"references-count":28,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2015,5]]}},"alternative-id":["9917"],"URL":"https:\/\/doi.org\/10.1007\/s00034-014-9917-z","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2014,10,28]]}}}