{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,14]],"date-time":"2025-05-14T04:26:50Z","timestamp":1747196810267,"version":"3.40.5"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2014,12,9]],"date-time":"2014-12-09T00:00:00Z","timestamp":1418083200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1007\/s00034-014-9949-4","type":"journal-article","created":{"date-parts":[[2014,12,8]],"date-time":"2014-12-08T14:10:52Z","timestamp":1418047852000},"page":"2015-2035","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["A Power- and Area-Efficient Multirate Quasi-Cyclic LDPC Decoder"],"prefix":"10.1007","volume":"34","author":[{"given":"Michaelraj Kingston","family":"Roberts","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramesh","family":"Jayabalan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2014,12,9]]},"reference":[{"issue":"1","key":"9949_CR1","first-page":"36","volume":"6","author":"VA Chandrasetty","year":"2011","unstructured":"V.A. Chandrasetty, S.M. Aziz, FPGA implementation of a LDPC decoder using a reduced complexity message passing algorithm. J. Netw. 6(1), 36\u201345 (2011)","journal-title":"J. Netw."},{"issue":"2","key":"9949_CR2","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1007\/s11265-011-0597-7","volume":"68","author":"MA Chao","year":"2012","unstructured":"M.A. Chao et al., Matrix merging scheme and efficient decoding techniques for reconfigurable QC-LDPC decoders. J. Signal Process. Syst. 68(2), 183\u2013202 (2012)","journal-title":"J. Signal Process. Syst."},{"key":"9949_CR3","doi-asserted-by":"crossref","unstructured":"Y.H. Chen, et al., A Channel-Adaptive Early Termination strategy for LDPC decoders, in Proceedings of IEEE Workshop on Signal Processing Systems, Oct 2009, pp. 226\u2013231","DOI":"10.1109\/SIPS.2009.5336256"},{"issue":"3","key":"9949_CR4","doi-asserted-by":"crossref","first-page":"406","DOI":"10.1109\/26.990903","volume":"50","author":"J Chen","year":"2002","unstructured":"J. Chen, M.P.C. Fossorier, Near-optimum universal belief-propagation-based decoding of low-density-parity check codes. IEEE Trans. Commun. 50(3), 406\u2013414 (2002)","journal-title":"IEEE Trans. Commun."},{"issue":"4","key":"9949_CR5","doi-asserted-by":"crossref","first-page":"1479","DOI":"10.1109\/TIT.2007.892805","volume":"53","author":"J Chen","year":"2007","unstructured":"J. Chen et al., Construction of irregular LDPC codes by quasi-cyclic extension. IEEE Trans. Inf. Theory 53(4), 1479\u20131483 (2007)","journal-title":"IEEE Trans. Inf. Theory"},{"issue":"11","key":"9949_CR6","doi-asserted-by":"crossref","first-page":"893","DOI":"10.1109\/TCSII.2010.2082970","volume":"57","author":"K Cushon","year":"2010","unstructured":"K. Cushon et al., A min-sum iterative decoder based on pulsewidth message encoding. IEEE Trans. Circuits Syst. II 57(11), 893\u2013897 (2010)","journal-title":"IEEE Trans. Circuits Syst. II"},{"issue":"5","key":"9949_CR7","doi-asserted-by":"crossref","first-page":"565","DOI":"10.1109\/TVLSI.2008.917540","volume":"16","author":"Y Dai","year":"2008","unstructured":"Y. Dai et al., Optimal overlapped message passing decoding of quasi-cyclic LDPC codes. IEEE Trans. VLSI Syst. 16(5), 565\u2013578 (2008)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"5","key":"9949_CR8","doi-asserted-by":"crossref","first-page":"673","DOI":"10.1109\/26.768759","volume":"47","author":"MPC Fossorier","year":"1999","unstructured":"M.P.C. Fossorier et al., Reduced complexity iterative decoding of low density parity check codes based on belief propagation. IEEE Trans. Commun. 47(5), 673\u2013680 (1999)","journal-title":"IEEE Trans. Commun."},{"key":"9949_CR9","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/TIT.1962.1057683","volume":"IT\u20138","author":"RG Gallager","year":"1962","unstructured":"R.G. Gallager, Low-density parity-check codes. IRE Trans. Inf. Theory IT\u20138, 21\u201328 (1962)","journal-title":"IRE Trans. Inf. Theory"},{"key":"9949_CR10","doi-asserted-by":"crossref","unstructured":"K. Gunnam, et al., Multi-rate Layered Decoder Architecture for Block LDPC Codes of IEEE 802.11n Wireless Standard, in Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), May 2007, pp. 1645\u20131648","DOI":"10.1109\/ISCAS.2007.378835"},{"key":"9949_CR11","doi-asserted-by":"crossref","unstructured":"D.E. Hocevar, A Reduced Complexity Decoder Architecture via Layered Decoding of LDPC Codes, in Proceedings of IEEE Workshop on Signal Processing Systems, Austin, TX, Oct 2004, pp. 107\u2013112","DOI":"10.1109\/SIPS.2004.1363033"},{"key":"9949_CR12","unstructured":"IEEE, IEEE Standard 802.11n-2009, Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications\u2014Amendment 5: Enhancement for Higher Throughput, (IEEE, 2009)"},{"key":"9949_CR13","unstructured":"IEEE, IEEE Standard for Local and Metropolitan Area Networks Part 16: Air Interface for Broadband Wireless Access Systems, IEEE Std 802.16-2009 (Revision of IEEE Std 802.16-2004), (IEEE, 2009)."},{"key":"9949_CR14","volume-title":"Waveform Quantization and Coding (IEEE Press Selected Reprint Series)","author":"NS Jayant","year":"1976","unstructured":"N.S. Jayant, Waveform Quantization and Coding (IEEE Press Selected Reprint Series) (John Wiley & Sons Canada limited, Mississauga, 1976)"},{"key":"9949_CR15","doi-asserted-by":"crossref","unstructured":"J. Jin, C. Tsu, Improving the Hardware Utilization Efficiency of Partially Parallel LDPC Decoder with Scheduling and Sub-matrix Decomposition, in Proceedings of IEEE International Symposium on Circuits and Systems, May 2009, pp. 2233\u20132236","DOI":"10.1109\/ISCAS.2009.5118242"},{"key":"9949_CR16","doi-asserted-by":"crossref","unstructured":"M. Karkooti et al., Configurable, high throughput, irregular LDPC decoder architecture: tradeoff analysis and implementation, in Proceedings of IEEE international conference on Application Specific Systems, Architectures and Processors, Sept 2006, pp. 360\u2013367","DOI":"10.1109\/ASAP.2006.23"},{"issue":"11","key":"9949_CR17","doi-asserted-by":"crossref","first-page":"3697","DOI":"10.1109\/TCSI.2008.926995","volume":"55","author":"L Liu","year":"2008","unstructured":"L. Liu, C.J.R. Shi, Sliced message passing: high throughput overlapped decoding of high-rate low-density parity-check codes. IEEE Trans. Circuits Syst.-I 55(11), 3697\u20133710 (2008)","journal-title":"IEEE Trans. Circuits Syst.-I"},{"issue":"2","key":"9949_CR18","doi-asserted-by":"crossref","first-page":"585","DOI":"10.1109\/18.910576","volume":"47","author":"MG Luby","year":"2001","unstructured":"M.G. Luby et al., Improved low-density parity-check codes using irregular graphs. IEEE Trans. Inf. Theory 47(2), 585\u2013598 (2001)","journal-title":"IEEE Trans. Inf. Theory"},{"issue":"5","key":"9949_CR19","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/TCSI.2010.2046957","volume":"57","author":"T Mohsenin","year":"2010","unstructured":"T. Mohsenin et al., A low-complexity message-passing algorithm for reduced routing congestion in LDPC decoders. IEEE Trans. Circuits Syst. I 57(5), 1048\u20131061 (2010)","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"1","key":"9949_CR20","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1109\/TCSI.2009.2016171","volume":"57","author":"D Oh","year":"2010","unstructured":"D. Oh, K.K. Parhi, Min-sum decoder architectures with reduced word length for LDPC codes. IEEE Trans. Circuits Syst.-I 57(1), 105\u2013115 (2010)","journal-title":"IEEE Trans. Circuits Syst.-I"},{"issue":"3","key":"9949_CR21","doi-asserted-by":"crossref","first-page":"482","DOI":"10.1109\/TVLSI.2008.2011360","volume":"18","author":"N Onizawa","year":"2010","unstructured":"N. Onizawa et al., Design of high-throughput fully parallel LDPC decoders based on wire partitioning. IEEE Trans. VLSI Syst. 18(3), 482\u2013489 (2010)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"2","key":"9949_CR22","doi-asserted-by":"crossref","first-page":"619","DOI":"10.1109\/18.910578","volume":"47","author":"TJ Richardson","year":"2001","unstructured":"T.J. Richardson et al., Design of capacity-approaching irregular low-density parity check codes. IEEE Trans. Inf. Theory 47(2), 619\u2013637 (2001)","journal-title":"IEEE Trans. Inf. Theory"},{"issue":"2","key":"9949_CR23","doi-asserted-by":"crossref","first-page":"599","DOI":"10.1109\/18.910577","volume":"47","author":"TJ Richardson","year":"2001","unstructured":"T.J. Richardson, R.L. Urbanke, The capacity of low-density parity check codes under message passing decoding. IEEE Trans. Inf. Theory 47(2), 599\u2013618 (2001)","journal-title":"IEEE Trans. Inf. Theory"},{"key":"9949_CR24","doi-asserted-by":"crossref","unstructured":"C. Roth, et al., A 15.8 pJ\/bit\/iter quasi-cyclic LDPC decoder for IEEE 802.11n in 90 nm CMOS, in Proceedings IEEE Asian Solid State Circuits Conference, Nov 2010, pp. 1\u20134","DOI":"10.1109\/ASSCC.2010.5716618"},{"key":"9949_CR25","doi-asserted-by":"crossref","unstructured":"X.Y. Shih, et al., A 7.39 mm $$^{2}$$ 2 76 mW (1944, 972) LDPC decoder chip for IEEE 802.11n applications, in Proceedings of IEEE Asian Solid-State Circuits Conference (A-SSCC), 2008, pp. 301\u2013304","DOI":"10.1109\/ASSCC.2008.4708787"},{"key":"9949_CR26","doi-asserted-by":"crossref","unstructured":"Y. Sun, et al., Multi-layer Parallel Decoding Algorithm and VLSI Architecture for Quasi-cyclic LDPC Codes, in Proceedings of IEEE International Symposium on Circuits and Systems, May 2011, pp. 1776\u20131779","DOI":"10.1109\/ISCAS.2011.5937928"},{"issue":"7","key":"9949_CR27","doi-asserted-by":"crossref","first-page":"667","DOI":"10.1109\/LCOMM.2010.07.100508","volume":"14","author":"X Wu","year":"2010","unstructured":"X. Wu et al., Adaptive-normalized\/offset min-sum algorithm. IEEE Commun. Lett. 14(7), 667\u2013669 (2010)","journal-title":"IEEE Commun. Lett."},{"issue":"10","key":"9949_CR28","doi-asserted-by":"crossref","first-page":"1447","DOI":"10.1109\/TVLSI.2009.2025169","volume":"18","author":"B Xiang","year":"2010","unstructured":"B. Xiang et al., An area-efficient and low-power multirate decoder for quasi-cyclic low-density parity-check codes. IEEE Trans. VLSI Syst. 18(10), 1447\u20131460 (2010)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"3","key":"9949_CR29","doi-asserted-by":"crossref","first-page":"165","DOI":"10.1109\/LCOMM.2004.825737","volume":"8","author":"J Zhang","year":"2004","unstructured":"J. Zhang, M.P.C. Fossorier, A modified weighted bit-flipping decoding of low-density parity-check codes. IEEE Commun. Lett. 8(3), 165\u2013167 (2004)","journal-title":"IEEE Commun. Lett."},{"issue":"3","key":"9949_CR30","doi-asserted-by":"crossref","first-page":"180","DOI":"10.1109\/LCOMM.2006.1603377","volume":"10","author":"J Zhang","year":"2006","unstructured":"J. Zhang et al., Two-dimensional correction for min-sum decoding of irregular LDPC codes. IEEE Trans. Commun. Lett. 10(3), 180\u2013182 (2006)","journal-title":"IEEE Trans. Commun. Lett."},{"issue":"1","key":"9949_CR31","doi-asserted-by":"crossref","first-page":"116","DOI":"10.1109\/TCSI.2009.2018915","volume":"57","author":"C Zhang","year":"2010","unstructured":"C. Zhang et al., Flexible LDPC decoder design for multigigabit-per-second applications. IEEE Trans. Circuits Syst.-I 57(1), 116\u2013124 (2010)","journal-title":"IEEE Trans. Circuits Syst.-I"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-014-9949-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-014-9949-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-014-9949-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T23:40:09Z","timestamp":1747179609000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-014-9949-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12,9]]},"references-count":31,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2015,6]]}},"alternative-id":["9949"],"URL":"https:\/\/doi.org\/10.1007\/s00034-014-9949-4","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2014,12,9]]}}}