{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T08:38:44Z","timestamp":1765355924427,"version":"3.41.0"},"reference-count":13,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2015,5,29]],"date-time":"2015-05-29T00:00:00Z","timestamp":1432857600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2016,2]]},"DOI":"10.1007\/s00034-015-0082-9","type":"journal-article","created":{"date-parts":[[2015,5,28]],"date-time":"2015-05-28T06:42:59Z","timestamp":1432795379000},"page":"367-383","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Phase Interpolator with Improved Linearity"],"prefix":"10.1007","volume":"35","author":[{"given":"George","family":"Souliotis","sequence":"first","affiliation":[]},{"given":"Costas","family":"Laoudias","sequence":"additional","affiliation":[]},{"given":"Fotis","family":"Plessas","sequence":"additional","affiliation":[]},{"given":"Nikolaos","family":"Terzopoulos","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2015,5,29]]},"reference":[{"key":"82_CR1","doi-asserted-by":"crossref","unstructured":"B. Abiri, A. Shivnaraine, R. Sheikholeslami, H. Tamura, M. Kibune, A 1-to-6Gb\/s phase-interpolator-based burst-mode CDR in 65 nm CMOS, in Proceedings of Solid-State Circuits Conference Digest of Technical Papers. pp. 154\u2013155 (2011)","DOI":"10.1109\/ISSCC.2011.5746261"},{"key":"82_CR2","doi-asserted-by":"crossref","unstructured":"M. Benyahia, J. B. Moulard, F. Badets, A. Mestassi, T. Finateu, L. Vogt, F. Boissieres, A digitally controlled 5 GHz analog phase interpolator with 10 GHz LC PLL, in Proceedings of International Conference Design & Technology of Integrated Systems in Nanoscale Era. pp. 130\u2013135 (2007)","DOI":"10.1109\/DTIS.2007.4449506"},{"issue":"4","key":"82_CR3","first-page":"181","volume":"3","author":"H Chung","year":"2003","unstructured":"H. Chung, D.-K. Jeong, W. Kim, An 128-phase PLL using interpolation technique. J. Semicond. Technol. Sci. 3(4), 181\u2013186 (2003)","journal-title":"J. Semicond. Technol. Sci."},{"key":"82_CR4","doi-asserted-by":"crossref","unstructured":"B.W. Garlepp, K.S. Donnelly, J. Kim, P.S. Chau, J.L. Zerbe, C. Huang, C. V. Tran, C.L. Portmann, D. Stark, Y.-F. Chan, T.H. Lee, M.A. Horowitz, A portable digital DLL architecture for CMOS interface circuits, in Proceedings of 1998 Symposium on VLSI Circuits. Digest of Technical Papers. pp. 214\u2013215 (1998)","DOI":"10.1109\/VLSIC.1998.688089"},{"issue":"2","key":"82_CR5","doi-asserted-by":"crossref","first-page":"425","DOI":"10.1109\/JSSC.2007.914290","volume":"43","author":"PK Hanumolu","year":"2008","unstructured":"P.K. Hanumolu, G.-Y. Wei, U.-K. Moon, A wide-tracking range clock and data recovery circuit. IEEE J. Solid State Circuits 43(2), 425\u2013429 (2008)","journal-title":"IEEE J. Solid State Circuits"},{"key":"82_CR6","doi-asserted-by":"crossref","unstructured":"S. Hu, C. Jia, K. Huang, C. Zhang, X. Zheng, Z. Wang, A 10 Gbps CDR based on phase interpolator for source synchronous receiver in 65 nm CMOS, in Proceedings of IEEE International Symposium Circuits Systems. pp. 309\u2013312 (2012)","DOI":"10.1109\/ISCAS.2012.6271973"},{"key":"82_CR7","doi-asserted-by":"crossref","unstructured":"Y. Jiang, A. Piovaccan, A compact phase interpolator for 3.1256G Serdes application, in Proceedings of Southwest Symposium Mixed-Signal Design. pp. 249\u2013252 (2003)","DOI":"10.1109\/SSMSD.2003.1190436"},{"key":"82_CR8","doi-asserted-by":"crossref","unstructured":"S. Kumakil, A.H. Johari, T. Matsubara, I. Hayashi, H. Ishikurol, A 0.5 V 6-bit scalable phase interpolator, in Proceedigs of IEEE Asia Pacific Conference on Circuits and Systems. pp. 1019\u20131022 (2010)","DOI":"10.1109\/APCCAS.2010.5775034"},{"issue":"4","key":"82_CR9","first-page":"314","volume":"10","author":"LN Li","year":"2012","unstructured":"L.N. Li, W.P. Cai, A phase interpolator CDR with low-voltage CML circuits. J. Electron. Sci. Technol. 10(4), 314\u2013318 (2012)","journal-title":"J. Electron. Sci. Technol."},{"key":"82_CR10","doi-asserted-by":"crossref","unstructured":"A. Nicholson, J. Jenkins, A. van Schaik, T.J. Hamilton, T. Lehmann, A 1.2 V 2-bit phase interpolator for 65 nm CMOS, in Proceedings of IEEE International Symposium Circuits Systems. pp. 2039\u20132042 (2012)","DOI":"10.1109\/ISCAS.2012.6271681"},{"issue":"11","key":"82_CR11","doi-asserted-by":"crossref","first-page":"1683","DOI":"10.1109\/4.641688","volume":"32","author":"S Sidiropoulos","year":"1997","unstructured":"S. Sidiropoulos, M. Horowitz, A semidigital dual delay-locked loop. IEEE J. Solid State Circuits 32(11), 1683\u20131692 (1997)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"12","key":"82_CR12","doi-asserted-by":"crossref","first-page":"2094","DOI":"10.1109\/JSSC.2003.818577","volume":"38","author":"H Takauchi","year":"2003","unstructured":"H. Takauchi, H. Tamura, S. Matsubara, M. Kibune, Y. Doi, T. Chiba, H. Anbutsu, H. Yamaguchi, T. Mori, M. Takatsu, K. Gotoh, T. Sakai, T. Yamamura, A CMOS multichannel 10-Gb\/s transceiver. IEEE J. Solid State Circuits 38(12), 2094\u20132100 (2003)","journal-title":"IEEE J. Solid State Circuits"},{"key":"82_CR13","unstructured":"C.-K.K. Yang, Design of High-Speed Serial Links in CMOS. Technical report: CSL-TR-98-775. Computer Systems Lab, Department of Electrical Engineering and Computer Science, Stanford University. http:\/\/i.stanford.edu\/pub\/cstr\/reports\/csl\/tr\/98\/775\/CSL-TR-98-775.pdf (1998). Accessed 20 May 2015"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-015-0082-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-015-0082-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-015-0082-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,28]],"date-time":"2025-05-28T03:50:32Z","timestamp":1748404232000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-015-0082-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,5,29]]},"references-count":13,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2016,2]]}},"alternative-id":["82"],"URL":"https:\/\/doi.org\/10.1007\/s00034-015-0082-9","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2015,5,29]]}}}