{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,31]],"date-time":"2025-07-31T00:33:01Z","timestamp":1753921981344},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"8","license":[{"start":{"date-parts":[[2015,10,7]],"date-time":"2015-10-07T00:00:00Z","timestamp":1444176000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2016,8]]},"DOI":"10.1007\/s00034-015-0177-3","type":"journal-article","created":{"date-parts":[[2015,10,7]],"date-time":"2015-10-07T07:17:05Z","timestamp":1444202225000},"page":"2669-2682","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["Multichannel Time Skew Calibration for Time-Interleaved ADCs Using Clock Signal"],"prefix":"10.1007","volume":"35","author":[{"given":"Lei","family":"Qiu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanjin","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liter","family":"Siek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2015,10,7]]},"reference":[{"issue":"6","key":"177_CR1","first-page":"1024","volume":"15","author":"WC Black","year":"1980","unstructured":"W.C. Black, D.A. Hodges, Time-interleaved converter arrays. IEEE J. Solid State Circuits 15(6), 1024\u20131029 (1980)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"11","key":"177_CR2","doi-asserted-by":"crossref","first-page":"3676","DOI":"10.1109\/TCSI.2008.926314","volume":"55","author":"D Camarero","year":"2008","unstructured":"D. Camarero, K. Ben Kalaia, J.F. Naviner, P. Loumeau, Mixed-signal clock-skew calibration technique for time-interleaved ADCs. IEEE Trans. Circuits Syst. I: Regul. Pap. 55(11), 3676\u20133687 (2008)","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Pap."},{"issue":"10","key":"177_CR3","doi-asserted-by":"crossref","first-page":"2091","DOI":"10.1109\/JSSC.2010.2061630","volume":"45","author":"L Chi Ho","year":"2010","unstructured":"L. Chi Ho, P.J. Hurst, S.H. Lewis, A four-channel time-interleaved ADC with digital calibration of inter-channel timing and memory errors. IEEE J. Solid State Circuits 45(10), 2091\u20132103 (2010)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"3","key":"177_CR4","doi-asserted-by":"crossref","first-page":"509","DOI":"10.1109\/JSTSP.2009.2020269","volume":"3","author":"V Divi","year":"2009","unstructured":"V. Divi, G. Wornell, Blind calibration of timing skew in time-interleaved analog-to-digital converters. IEEE J. Sel. Top. Signal Process. 3(3), 509\u2013522 (2009)","journal-title":"IEEE J. Sel. Top. Signal Process."},{"key":"177_CR5","unstructured":"N.L. Dortz et al., A 1.62GS\/s Time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS. IEEE ISSCC Dig. Tech. Papers, (2014) pp. 386\u2013387"},{"issue":"4","key":"177_CR6","doi-asserted-by":"crossref","first-page":"838","DOI":"10.1109\/JSSC.2011.2108125","volume":"46","author":"M El-Chammas","year":"2011","unstructured":"M. El-Chammas, B. Murmann, A 12-GS\/s 81-mW 5-bit time-interleaved flash ADC with background timing skew calibration. IEEE J. Solid State Circuits 46(4), 838\u2013847 (2011)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"12","key":"177_CR7","doi-asserted-by":"crossref","first-page":"2650","DOI":"10.1109\/JSSC.2006.884331","volume":"41","author":"SK Gupta","year":"2006","unstructured":"S.K. Gupta, M.A. Inerfield, J. Wang, A 1-GS\/s 11-bit ADC With 55-dB SNDR, 250-mW power realized by a high bandwidth scalable time-interleaved architecture. IEEE J. Solid State Circuits 41(12), 2650\u20132657 (2006)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"3","key":"177_CR8","doi-asserted-by":"crossref","first-page":"234","DOI":"10.1109\/TCSII.2008.918970","volume":"55","author":"A Haftbaradaran","year":"2008","unstructured":"A. Haftbaradaran, K.W. Martin, A background sample-time error calibration technique using random data for wide-band high-resolution time-interleaved ADCs. IEEE Trans. Circuits Syst. II Exp. Br. 55(3), 234\u2013238 (2008)","journal-title":"IEEE Trans. Circuits Syst. II Exp. Br."},{"key":"177_CR9","unstructured":"C.C. Hsu, F.C. Huang, C.Y. Shih, C.C. Huang, Y.H. Lin, C.C. Lee, B. Razavi, An 11b 800MS\/s time-interleaved ADC with digital background calibration, in IEEE ISSCC Dig. Tech. Papers (2007), pp. 464\u2013465"},{"issue":"6","key":"177_CR10","doi-asserted-by":"crossref","first-page":"1278","DOI":"10.1109\/TCSI.2006.875180","volume":"53","author":"S Huang","year":"2006","unstructured":"S. Huang, B.C. Levy, Adaptive blind calibration of timing offset and gain mismatch for two-channel time-interleaved ADCs. IEEE Trans. Circuits Syst. I Regul. Pap. 53(6), 1278\u20131288 (2006)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"7","key":"177_CR11","doi-asserted-by":"crossref","first-page":"603","DOI":"10.1109\/82.850419","volume":"47","author":"H Jin","year":"2000","unstructured":"H. Jin, E.K.F. Lee, A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCs. IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. 47(7), 603\u2013613 (2000)","journal-title":"IEEE Trans. Circuits Syst. II Analog Digit. Signal Process."},{"issue":"3","key":"177_CR12","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1109\/81.915383","volume":"48","author":"N Kurosawa","year":"2001","unstructured":"N. Kurosawa, H. Kobayashi, K. Maruyama, H. Sugawara, K. Kobayashi, Explicit analysis of channel mismatch effects in time-interleaved ADC systems. IEEE Trans. Circuits Syst. I Fundam. Theory Appl. 48(3), 261\u2013271 (2001)","journal-title":"IEEE Trans. Circuits Syst. I Fundam. Theory Appl."},{"key":"177_CR13","doi-asserted-by":"crossref","unstructured":"Q. Lei, Y. Zheng, D. Zhu, S. Liter, A Statistic based time skew calibration method for time-interleaved ADCs, in IEEE International Symposium on Circuits and Systems (2014), pp. 2373\u20132376","DOI":"10.1109\/ISCAS.2014.6865649"},{"issue":"10","key":"177_CR14","doi-asserted-by":"crossref","first-page":"2234","DOI":"10.1109\/TCSI.2008.2012216","volume":"56","author":"YC Lim","year":"2009","unstructured":"Y.C. Lim, Y.X. Zou, J.W. Lee, S.C. Chan, Time-interleaved analog-to-digital-converter compensation using multichannel filters. IEEE Trans. Circuit Syst. I Regul. Pap. 56(10), 2234\u20132247 (2009)","journal-title":"IEEE Trans. Circuit Syst. I Regul. Pap."},{"key":"177_CR15","doi-asserted-by":"crossref","first-page":"1072","DOI":"10.1109\/TMTT.2005.843487","volume":"53","author":"S Munkyo","year":"2005","unstructured":"S. Munkyo, M.J.W. Rodwell, U. Madhow, Comprehensive digital correction of mismatch errors for a 400-msamples\/s 80-dB SFDR time-interleaved analog-to-digital converter. IEEE Trans. Microw Theory Tech. 53, 1072\u20131082 (2005)","journal-title":"IEEE Trans. Microw Theory Tech."},{"key":"177_CR16","unstructured":"B. Setterberg, K. Poulton, S. Ray, D.J. Huber, V. Abramzon, G. Steinbach, J.P. Keane, B. Wuppermann, M. Clayson, M. Martin, R. Pasha, E. Peeters, A. Jacobs, F. Demarsin, A. Al-Adnani, P. Brandt, A 14b 2.5GS\/s 8-way-interleaved pipelined ADC with background calibration and digital dynamic linearity correction, in IEEE ISSCC Dig. Tech. Papers (2013), pp. 466\u2013467"},{"issue":"4","key":"177_CR17","doi-asserted-by":"crossref","first-page":"971","DOI":"10.1109\/JSSC.2013.2239005","volume":"48","author":"D Stepanovi\u0107","year":"2013","unstructured":"D. Stepanovi\u0107, B. Nikoli\u0107, A 2.8 GS\/s 44.6 mW time-interleaved ADC achieving 50.9dB SNDR and 3dB effective resolution bandwidth of 1.5 GHz in 65 nm CMOS. IEEE J. Solid State Circuits 48(4), 971\u2013982 (2013)","journal-title":"IEEE J. Solid State Circuits"},{"key":"177_CR18","unstructured":"Sunghyuk Lee, Anantha P. Chandrakasan, Hae-Seung Lee, A 1GS\/s 10b 18.9mW time-interleaved SAR ADC with background timing-skew calibration, in IEEE ISSCC Dig. Tech. Papers (2014), pp. 384\u2013385"},{"issue":"10","key":"177_CR19","doi-asserted-by":"crossref","first-page":"1133","DOI":"10.1109\/TCSII.2006.882224","volume":"53","author":"TH Tsai","year":"2006","unstructured":"T.H. Tsai, P.J. Hurst, S.H. Lewis, Bandwidth mismatch and its correction in time-interleaved analog-to-digital converters. IEEE Trans. Circuits Syst. II Exp. Br. 53(10), 1133\u20131137 (2006)","journal-title":"IEEE Trans. Circuits Syst. II Exp. Br."},{"issue":"2","key":"177_CR20","doi-asserted-by":"crossref","first-page":"307","DOI":"10.1109\/TCSI.2008.2002114","volume":"56","author":"TH Tsai","year":"2009","unstructured":"T.H. Tsai, P.J. Hurst, S.H. Lewis, Correction of mismatches in a time-interleaved analog-to-digital converter in an adaptively equalized digital communication receiver. IEEE Trans. Circuits Syst. I Regul. Pap. 56(2), 307\u2013319 (2009)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"177_CR21","doi-asserted-by":"crossref","unstructured":"C. Tsang, Y. Chiu, J. Vanderhaegen, S. Hoyos, C. Chen, R. Brodersen, B. Nikolic, Background ADC calibration in digital domain, in Proceedings of the IEEE CICC (2008), pp. 301\u2013304","DOI":"10.1109\/CICC.2008.4672081"},{"key":"177_CR22","doi-asserted-by":"crossref","unstructured":"C. Vogel, S. Saleem, S. Mendel, Adaptive blind compensation of gain and timing mismatches in -channel time-interleaved ADCs, in Proceedings 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS) (2008), pp. 49\u201352","DOI":"10.1109\/ICECS.2008.4674788"},{"issue":"2","key":"177_CR23","doi-asserted-by":"crossref","first-page":"415","DOI":"10.1109\/TIM.2004.834046","volume":"54","author":"C Vogel","year":"2005","unstructured":"C. Vogel, The impact of combined channel mismatch effects in time-interleaved ADCs. IEEE Trans. Instrum. Meas. 54(2), 415\u2013427 (2005)","journal-title":"IEEE Trans. Instrum. Meas."},{"issue":"4","key":"177_CR24","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1109\/TCSII.2005.861887","volume":"53","author":"Chung-Yi Wang","year":"2006","unstructured":"Chung-Yi Wang, Wu Jieh-Tsorng, A background timing-skew calibration technique for time-interleaved analog-to-digital converters. IEEE Trans. Circuits Syst. II Exp. Br. 53(4), 299\u2013303 (2006)","journal-title":"IEEE Trans. Circuits Syst. II Exp. Br."},{"issue":"6","key":"177_CR25","doi-asserted-by":"crossref","first-page":"1102","DOI":"10.1109\/TCSI.2008.2008477","volume":"56","author":"Chung-Yi Wang","year":"2009","unstructured":"Chung-Yi Wang, Wu Jieh-Tsorng, A multiphase timing-skew calibration technique using zero-crossing detection. IEEE Trans. Circuits Syst. I Reg. Pap. 56(6), 1102\u20131114 (2009)","journal-title":"IEEE Trans. Circuits Syst. I Reg. Pap."},{"issue":"11","key":"177_CR26","first-page":"2763","volume":"47","author":"H Wei","year":"2014","unstructured":"H. Wei, P. Zhang, B.D. Sahoo, B. Razavi, An 8Bit 4GS\/s 120mW CMOS ADC. IEEE J. Solid State Circuits 47(11), 2763\u20132772 (2014)","journal-title":"IEEE J. Solid State Circuits"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-015-0177-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-015-0177-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-015-0177-3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T11:01:52Z","timestamp":1558522912000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-015-0177-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,10,7]]},"references-count":26,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2016,8]]}},"alternative-id":["177"],"URL":"https:\/\/doi.org\/10.1007\/s00034-015-0177-3","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,10,7]]}}}