{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,25]],"date-time":"2024-06-25T00:50:26Z","timestamp":1719276626850},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2016,2,23]],"date-time":"2016-02-23T00:00:00Z","timestamp":1456185600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2016,12]]},"DOI":"10.1007\/s00034-015-0215-1","type":"journal-article","created":{"date-parts":[[2016,2,23]],"date-time":"2016-02-23T09:49:39Z","timestamp":1456220979000},"page":"4195-4219","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Decimal Square Root: Algorithm and Hardware Implementation"],"prefix":"10.1007","volume":"35","author":[{"given":"Adel","family":"Hosseiny","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ghassem","family":"Jaberipur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,2,23]]},"reference":[{"key":"215_CR1","unstructured":"H. Baliga, N. Cooray , E. Gamsaragan, P. Smith, K. Yoon, J. Abel, A. Valles, Improvements in the Intel Core2 Penryn processor family architecture and microarchitecture. Intel Technol. J., 179\u2013192 (2008). http:\/\/www.intel.com\/technology\/itj\/2008\/v12i3\/3-paper\/1-abstract.htm"},{"key":"215_CR2","doi-asserted-by":"crossref","unstructured":"N. Burgess, C.N. Hinds, Design of the ARM VFP11 divide and square root synthesisable macrocell, in Proceedings of the 18th IEEE Symposium on Computer Arithmetic, pp. 87\u201396 (2007)","DOI":"10.1109\/ARITH.2007.15"},{"key":"215_CR3","doi-asserted-by":"crossref","unstructured":"F.Y. Busaba, C.A. Krygowski, W.H. Li, E.M. Schwarz, S.R. Carlough, The IBM z900 decimal arithmetic unit, in Asilomar Conference on Signals, Systems, and Computers, vol. 2, pp. 1335\u20131339 (2001)","DOI":"10.1109\/ACSSC.2001.987708"},{"issue":"12","key":"215_CR4","doi-asserted-by":"crossref","first-page":"1497","DOI":"10.1109\/12.214659","volume":"41","author":"MD Ercegovac","year":"1992","unstructured":"M.D. Ercegovac, T. Lang, On-the-fly rounding. IEEE Trans. Comput. 41(12), 1497\u20131503 (1992)","journal-title":"IEEE Trans. Comput."},{"key":"215_CR5","volume-title":"Digital Arithmetic","author":"MD Ercegovac","year":"2004","unstructured":"M.D. Ercegovac, T. Lang, Digital Arithmetic (Morgan Kaufmann Publishers, Los Altos, 2004)"},{"key":"215_CR6","doi-asserted-by":"crossref","unstructured":"M.D. Ercegovac, R. McIlhenny, Design and FPGA implementation of radix-10 algorithm for division with limited precision primitives, in Proceedings of the 42nd Asilomar Conference on Signals, Systems and Computers (2008)","DOI":"10.1109\/ACSSC.2008.5074511"},{"key":"215_CR7","doi-asserted-by":"crossref","unstructured":"M.D. Ercegovac, R. McIlhenny, Design and FPGA implementation of radix-10 algorithm for square root with limited precision primitives, in Proceedings of the 43rd Asilomar Conference on Signals, Systems and Computers (2009)","DOI":"10.1109\/ACSSC.2009.5470015"},{"key":"215_CR8","doi-asserted-by":"crossref","unstructured":"M.D. Ercegovac, R. McIlhenny, Design and FPGA implementation of radix-10 combined division\/square root algorithm with limited precision primitives, in Proceedings of the 44rd Asilomar Conference on Signals, Systems and Computers (2010)","DOI":"10.1109\/ACSSC.2010.5757473"},{"key":"215_CR9","doi-asserted-by":"crossref","unstructured":"G. Gerwig, H. Wetter, E.M. Schwarz, J. Haess, High performance floating-point unit with 116 bit wide divider, in Proceedings of the 16th Symposium on Computer Arithmetic, pp. 87\u201394 (2003)","DOI":"10.1109\/ARITH.2003.1207664"},{"issue":"5","key":"215_CR10","doi-asserted-by":"crossref","first-page":"956","DOI":"10.1109\/TC.2012.35","volume":"62","author":"L Han","year":"2013","unstructured":"L. Han, S. Ko, High speed parallel decimal multiplication with redundant internal encoding. IEEE Trans. Comput. 62(5), 956\u2013968 (2013)","journal-title":"IEEE Trans. Comput."},{"key":"215_CR11","unstructured":"IEEE Inc., IEEE 754-2008 Standard for Floating-Point Arithmetic (2008)"},{"issue":"7","key":"215_CR12","doi-asserted-by":"crossref","first-page":"1348","DOI":"10.1109\/TCSI.2005.851679","volume":"52","author":"G Jaberipur","year":"2005","unstructured":"G. Jaberipur, B. Parhami, M. Ghodsi, Weighted two-valued digit-set encodings: unifying efficient hardware representation schemes for redundant number systems. IEEE Trans. Circuits Syst. I 52(7), 1348\u20131357 (2005)","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"5","key":"215_CR13","doi-asserted-by":"crossref","first-page":"393","DOI":"10.1049\/iet-cdt.2010.0026","volume":"5","author":"A Kaivani","year":"2011","unstructured":"A. Kaivani, A. Hosseiny, G. Jaberipur, Improving the speed of decimal divider. IET Comput. Digit. Tech. 5(5), 393\u2013404 (2011)","journal-title":"IET Comput. Digit. Tech."},{"issue":"5","key":"215_CR14","doi-asserted-by":"crossref","first-page":"2137","DOI":"10.1007\/s00034-013-9586-3","volume":"32","author":"A Kaivani","year":"2013","unstructured":"A. Kaivani, S.-B. Ko, Decimal SRT square root: algorithm and architecture. Circuits Syst. Signal Process. 32(5), 2137\u20132150 (2013)","journal-title":"Circuits Syst. Signal Process."},{"issue":"6","key":"215_CR15","doi-asserted-by":"crossref","first-page":"727","DOI":"10.1109\/TC.2007.1038","volume":"56","author":"T Lang","year":"2007","unstructured":"T. Lang, A. Nannarelli, A radix-10 digit-recurrence division unit: algorithm and architecture. IEEE Trans. Comput. 56(6), 727\u2013739 (2007)","journal-title":"IEEE Trans. Comput."},{"issue":"9","key":"215_CR16","doi-asserted-by":"crossref","first-page":"951","DOI":"10.1109\/TVLSI.2006.884047","volume":"14","author":"H Nikmehr","year":"2006","unstructured":"H. Nikmehr, B. Philips, Fast decimal floating-point division. IEEE Trans. VLSI 14(9), 951\u2013961 (2006)","journal-title":"IEEE Trans. VLSI"},{"key":"215_CR17","unstructured":"NVIDIA. Fermi. NVIDIA\u2019s Next Generation CUDA Computer Architecture. http:\/\/www.nvidia.com\/content\/PDF\/fermiwhitepapers\/NVIDIAFermiComputeArchitectureWhitepaper.pdf"},{"key":"215_CR18","doi-asserted-by":"crossref","unstructured":"S.F. Oberman, Floating-point division and square root algorithms and implementation in the AMD-K7 microprocessor, in Proceedings of the 14th Symposium on Computer Arithmetic, pp. 106\u2013115 (1999)","DOI":"10.1109\/ARITH.1999.762835"},{"key":"215_CR19","unstructured":"R. Raafat, A. Mohamed, H.A.H. Fahmy, Y. Farouk, M. Elkhouly, T. Eldeeb, R. Samy, Decimal Floating-Point Square-Root Unit Using Newton\u2013Raphson Iterations. United States Patent Application Publication, Pub. No: US 2012\/0011182 A1 (2012)"},{"key":"215_CR20","volume-title":"Arithmetic Operations in Digital Computers","author":"RK Richards","year":"1955","unstructured":"R.K. Richards, Arithmetic Operations in Digital Computers (Van Nostrand, New York, 1955)"},{"key":"215_CR21","doi-asserted-by":"crossref","unstructured":"M. Schmookler, A. Weinberger, High speed decimal addition. IEEE Trans. Comput. C-20(8), 862\u2013866 (1971)","DOI":"10.1109\/T-C.1971.223362"},{"key":"215_CR22","doi-asserted-by":"crossref","unstructured":"E.M. Schwarz, Power6 decimal divider, in Proceedings of the IEEE International Conference on Applied-Specific Systems, Architecture and Processors (ASAP), pp. 128\u2013133 (2007)","DOI":"10.1109\/ASAP.2007.4429969"},{"key":"215_CR23","doi-asserted-by":"crossref","unstructured":"A. Vazquez, E. Antelo, E.P. Montuschi, (2007) A radix-10 SRT divider based on alternative BCD codings, in XXV IEEE International Conference on Computer Design (ICCD 2007), Lake Tahoe, CA, USA, pp. 280\u2013287","DOI":"10.1109\/ICCD.2007.4601914"},{"key":"215_CR24","unstructured":"L.K. Wang, M.J. Schulte, (2004) Decimal floating-point division using Newton-Raphson iteration, in Proceedings of the IEEE International Conference on Applied-Specific Systems, Architecture, and Processors (ASAP), pp. 84\u201395"},{"key":"215_CR25","unstructured":"L.K. Wang, M.J. Schulte, (2005) Decimal floating-point square root using Newton\u2013Raphson iteration, in Proceedings of the IEEE International Conference on Applied-Specific Systems, Architecture, Processors (ASAP), pp. 309\u2013315"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-015-0215-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-015-0215-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-015-0215-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-015-0215-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,4]],"date-time":"2019-09-04T22:11:34Z","timestamp":1567635094000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-015-0215-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,23]]},"references-count":25,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2016,12]]}},"alternative-id":["215"],"URL":"https:\/\/doi.org\/10.1007\/s00034-015-0215-1","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2,23]]}}}