{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T13:57:02Z","timestamp":1648735022404},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2016,2,5]],"date-time":"2016-02-05T00:00:00Z","timestamp":1454630400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1007\/s00034-016-0252-4","type":"journal-article","created":{"date-parts":[[2016,2,5]],"date-time":"2016-02-05T06:23:32Z","timestamp":1454653412000},"page":"3847-3862","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["A Filter Bank Mismatch Calibration Technique for Frequency-Interleaved ADCs"],"prefix":"10.1007","volume":"35","author":[{"given":"Lei","family":"Qiu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanjin","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liter","family":"Siek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,2,5]]},"reference":[{"issue":"4","key":"252_CR1","doi-asserted-by":"crossref","first-page":"838","DOI":"10.1109\/JSSC.2011.2108125","volume":"46","author":"ME Chammas","year":"2011","unstructured":"M.E. Chammas, B. Murmann, A 12-GS\/s 81-mW 5-bit time-interleaved flash ADC with background timing skew calibration. IEEE J. Solid State Circuits 46(4), 838\u2013847 (2011)","journal-title":"IEEE J. Solid State Circuits"},{"key":"252_CR2","unstructured":"V.H.C. Chen, L. Pileggi, A 69.5\u00a0mW 20\u00a0GS\/s 6b time-interleaved ADC with embedded time-to-digital calibration in 32\u00a0nm CMOS SOI. In IEEE ISSCC Digest of Technical Papers (2014), pp. 380\u2013381"},{"key":"252_CR3","unstructured":"N.L. Dortz, et al., A 1.62\u00a0GS\/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70\u00a0dBFS. In IEEE ISSCC Digest of Technical Papers (2014), pp. 386\u2013387"},{"key":"252_CR4","doi-asserted-by":"crossref","unstructured":"J. Elbornsson, J.E. Eklund, Blind estimation of timing errors in interleaved AD converter. In Proceedings IEEE International Conference on Acoustics, Speech and Signal Processing (2001), pp. 3913\u20133916","DOI":"10.1109\/ICASSP.2001.940699"},{"issue":"12","key":"252_CR5","doi-asserted-by":"crossref","first-page":"2650","DOI":"10.1109\/JSSC.2006.884331","volume":"41","author":"SK Gupta","year":"2006","unstructured":"S.K. Gupta, M.A. Inerfield, J. Wang, A 1-GS\/s 11-bit ADC with 55-dB SNDR, 250-mW power realized by a high bandwidth scalable time-interleaved architecture. IEEE J. Solid State Circuits 41(12), 2650\u20132657 (2006)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"4","key":"252_CR6","doi-asserted-by":"crossref","first-page":"863","DOI":"10.1109\/TCSI.2006.888770","volume":"54","author":"S Huang","year":"2007","unstructured":"S. Huang, B.C. Levy, Blind estimation of timing offsets for four-channel time-interleaved ADCs. I Regular papers. IEEE Trans. Circuit Syst. 54(4), 863\u2013876 (2007)","journal-title":"IEEE Trans. Circuit Syst."},{"key":"252_CR7","unstructured":"W. Heinlein, W. Holmes, Active Filters for Integrated Circuits (Prentice Hall, Englewood Cliffs, 1974)"},{"key":"252_CR8","unstructured":"C.C. Hsu, F.C. Huang, C.Y. Shih, C.C. Huang, Y.H. Lin, C.C. Lee, B. Razavi, An 11b 800MS\/s time-interleaved ADC with digital background calibration. In IEEE ISSCC Digest of Technical Papers (2007), pp. 464\u2013465"},{"issue":"4","key":"252_CR9","doi-asserted-by":"crossref","first-page":"848","DOI":"10.1109\/JSSC.2011.2109511","volume":"46","author":"CC Huang","year":"2011","unstructured":"C.C. Huang, C.Y. Wang, J.T. Wu, A CMOS 6-bit 16-GS\/s time-interleaved ADC using digital background calibration techniques. IEEE J. Solid State Circuits 46(4), 848\u2013858 (2011)","journal-title":"IEEE J. Solid State Circuits"},{"key":"252_CR10","doi-asserted-by":"crossref","unstructured":"S.M. Jamal, D. Fu, N.C-J Chang, P.J. Hurst, S.H. Lewis, A 10-b 120-Msample\/s time-interleaved analog-to-digital converter with digital background calibration. IEEE J. Solid State Circuits 37(12), 1618\u20131627 (2002)","DOI":"10.1109\/JSSC.2002.804327"},{"key":"252_CR11","unstructured":"E. Janssen, K. Doris, et al., An 11b 3.6GS\/s time-interleaved SAR ADC in 65\u00a0nm CMOS. In IEEE ISSCC Digest of Technical Papers (2013), pp. 464\u2013465"},{"key":"252_CR12","unstructured":"S. Lee, A.P. Chandrakasan, H.S. Lee, A 1\u00a0GS\/s 10\u00a0b 18.9\u00a0mW time-interleaved SAR ADC with background timing-skew calibration. In IEEE ISSCC Digest of Technical Papers (2014), pp. 384\u2013385"},{"key":"252_CR13","doi-asserted-by":"crossref","first-page":"2091","DOI":"10.1109\/JSSC.2010.2061630","volume":"45","author":"CH Law","year":"2010","unstructured":"C.H. Law, P.J. Hurst, S.H. Lewis, A four-channel time-interleaved ADC with digital calibration of inter-channel timing and memory errors. IEEE J. Solid State Circuits 45, 2091\u20132103 (2010)","journal-title":"IEEE J. Solid State Circuits"},{"key":"252_CR14","doi-asserted-by":"crossref","first-page":"1072","DOI":"10.1109\/TMTT.2005.843487","volume":"53","author":"S Munkyo","year":"2005","unstructured":"S. Munkyo, M.J.W. Rodwell, U. Madhow, Comprehensive digital correction of mismatch errors for a 400-msamples\/s 80-dB SFDR time-interleaved analog-to-digital converter. IEEE Trans. Microw. Theory Tech. 53, 1072\u20131082 (2005)","journal-title":"IEEE Trans. Microw. Theory Tech."},{"key":"252_CR15","doi-asserted-by":"crossref","unstructured":"D.G. Nairn, Time-interleaved analog-to-digital converters. In Proceedings IEEE Custom Integrated Circuits Conference (2008), pp. 289\u2013296","DOI":"10.1109\/CICC.2008.4672079"},{"key":"252_CR16","doi-asserted-by":"crossref","first-page":"427","DOI":"10.1109\/19.153341","volume":"41","author":"A Petraglia","year":"1992","unstructured":"A. Petraglia, S.K. Mitra, High-speed A\/D conversion incorporating a QMF bank. IEEE Trans. Instrum. Meas. 41, 427\u2013431 (1992)","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"252_CR17","unstructured":"B. Setterberg, K. Poulton, S. Ray, D.J. Huber, V. Abramzon, G. Steinbach, J.P. Keane, B. Wuppermann, M. Clayson, M. Martin, R. Pasha, E. Peeters, A. Jacobs, F. Demarsin, A. Al-Adnani, P. Brandt, A 14\u00a0b 2.5\u00a0GS\/s 8-way-interleaved pipelined ADC with background calibration and digital dynamic linearity correction. In IEEE ISSCC Digest of Technical Papers (2013), pp. 466\u2013467"},{"issue":"4","key":"252_CR18","doi-asserted-by":"crossref","first-page":"971","DOI":"10.1109\/JSSC.2013.2239005","volume":"48","author":"D Stepanovi\u0107","year":"2013","unstructured":"D. Stepanovi\u0107, B. Nikoli\u0107, A 2.8 GS\/s 44.6 mW time-interleaved ADC achieving 50.9\u00a0dB SNDR and 3\u00a0dB effective resolution bandwidth of 1.5 GHz in 65 nm CMOS. IEEE J. Solid State Circuits 48(4), 971\u2013982 (2013)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"10","key":"252_CR19","doi-asserted-by":"crossref","first-page":"1133","DOI":"10.1109\/TCSII.2006.882224","volume":"53","author":"TH Tsai","year":"2006","unstructured":"T.H. Tsai, P.J. Hurst, S.H. Lewis, Bandwidth mismatch and its correction in time-interleaved analog-to-digital converters. II. IEEE Trans. Circuits Syst. 53(10), 1133\u20131137 (2006)","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"2","key":"252_CR20","doi-asserted-by":"crossref","first-page":"307","DOI":"10.1109\/TCSI.2008.2002114","volume":"56","author":"TH Tsai","year":"2009","unstructured":"T.H. Tsai, P.J. Hurst, S.H. Lewis, Correction of mismatches in a time-interleaved analog-to-digital converter in an adaptively equalized digital communication receiver. I: regular papers. IEEE Trans. Circuits Syst. 56(2), 307\u2013319 (2009)","journal-title":"IEEE Trans. Circuits Syst."},{"key":"252_CR21","doi-asserted-by":"crossref","first-page":"476","DOI":"10.1109\/TASSP.1987.1165155","volume":"35","author":"P Vaidyanathan","year":"1987","unstructured":"P. Vaidyanathan, Theory and design of M-channel maximally decimated quadrature mirror filters with arbitrary M, having the perfect-reconstruction property. IEEE Trans. Acoust. Speech Signal Process. 35, 476\u2013492 (1987)","journal-title":"IEEE Trans. Acoust. Speech Signal Process."},{"key":"252_CR22","doi-asserted-by":"crossref","first-page":"956","DOI":"10.1109\/78.668549","volume":"46","author":"SR Velazquez","year":"1998","unstructured":"S.R. Velazquez, T.Q. Nguyen, S.R. Broadstone, Design of hybrid filter banks for analog\/digital conversion. IEEE Trans. Signal Process. 46, 956\u2013967 (1998)","journal-title":"IEEE Trans. Signal Process."},{"issue":"6","key":"252_CR23","doi-asserted-by":"crossref","first-page":"1102","DOI":"10.1109\/TCSI.2008.2008477","volume":"56","author":"CY Wang","year":"2009","unstructured":"C.Y. Wang, A multiphase timing-skew calibration technique using zero-crossing detection. I: regular papers. IEEE Trans. Circuits Syst. 56(6), 1102\u20131114 (2009)","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"4","key":"252_CR24","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1109\/TCSII.2005.861887","volume":"53","author":"CY Wang","year":"2006","unstructured":"C.Y. Wang, J.-T. Wu, A background timing-skew calibration technique for time-interleaved analog-to-digital converters. II: express briefs. IEEE Trans. Circuits Syst. 53(4), 299\u2013303 (2006)","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"11","key":"252_CR25","doi-asserted-by":"crossref","first-page":"2763","DOI":"10.1109\/JSSC.2012.2214181","volume":"47","author":"H Wei","year":"2012","unstructured":"H. Wei, P. Zhang, B.D. Sahoo, B. Razavi, An 8 bit 4GS\/s 120mW CMOS ADC. IEEE J. Solid State Circuits 47(11), 2763\u20132772 (2012)","journal-title":"IEEE J. Solid State Circuits"},{"key":"252_CR26","doi-asserted-by":"crossref","first-page":"2221","DOI":"10.1109\/TCSI.2008.2012213","volume":"56","author":"SH Zhao","year":"2009","unstructured":"S.H. Zhao, S.C. Chan, Design and multiplierless realization of digital synthesis filters for hybrid-filter-bank A\/D converters. I: regular papers. IEEE Trans. Circuit Syst. 56, 2221\u20132233 (2009)","journal-title":"IEEE Trans. Circuit Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0252-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-016-0252-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0252-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T11:01:49Z","timestamp":1558522909000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-016-0252-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,2,5]]},"references-count":26,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2016,11]]}},"alternative-id":["252"],"URL":"https:\/\/doi.org\/10.1007\/s00034-016-0252-4","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,2,5]]}}}