{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T16:11:45Z","timestamp":1776442305167,"version":"3.51.2"},"reference-count":50,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2016,4,16]],"date-time":"2016-04-16T00:00:00Z","timestamp":1460764800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1007\/s00034-016-0312-9","type":"journal-article","created":{"date-parts":[[2016,4,16]],"date-time":"2016-04-16T05:46:10Z","timestamp":1460785570000},"page":"600-639","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["An Efficient FIR Filter Structure Based on Technology-Optimized Multiply-Adder Unit Targeting LUT-Based FPGAs"],"prefix":"10.1007","volume":"36","author":[{"given":"Burhan","family":"Khurshid","sequence":"first","affiliation":[]},{"given":"Roohie Naaz","family":"Mir","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,4,16]]},"reference":[{"key":"312_CR1","doi-asserted-by":"crossref","unstructured":"A. Abedelgwad, High speed and area efficient multiply Accumulate (MAC) Unit for Digital Signal Processing Applications (IEEE International Symposium on Circuits and Systems, ISCAS, 2007)","DOI":"10.1109\/ISCAS.2007.378152"},{"key":"312_CR2","doi-asserted-by":"crossref","first-page":"1689","DOI":"10.1007\/s00034-013-9727-8","volume":"33","author":"L Aksoy","year":"2014","unstructured":"L. Aksoy, P. Flores, J. Monteiro, A tutorial on multiplier-less design of FIR filters: algorithms and architectures. Circ. Syst. Signal Process. 33, 1689\u20131719 (2014)","journal-title":"Circ. Syst. Signal Process."},{"key":"312_CR3","doi-asserted-by":"crossref","unstructured":"J.H. Anderson, Q. Wang, Area-efficient FPGA logic elements: architecture and synthesis, 16th Asia and South Pacific Design Automation conference (ASP-DAC), (2011)","DOI":"10.1109\/ASPDAC.2011.5722215"},{"key":"312_CR4","volume-title":"Digital Filters: Analysis, Design and Application","author":"A Antonion","year":"1993","unstructured":"A. Antonion, Digital Filters: Analysis, Design and Application (McGraw Hill, New York, 1993)"},{"key":"312_CR5","doi-asserted-by":"crossref","unstructured":"J.E. Carletta, M.D. Rayman, Practical Considerations in the Synthesis of High Performance Digital Filters for Implementation on FPGAs. FPL 2002, LNCS 2438, pp. 886\u2013896, Springer, (2002)","DOI":"10.1007\/3-540-46117-5_91"},{"key":"312_CR6","unstructured":"K. Chapman, Constant Coefficient Multipliers for the XC4000E. Xilinx Technical Report (1996)"},{"issue":"8","key":"312_CR7","doi-asserted-by":"crossref","first-page":"1492","DOI":"10.1109\/TCSI.2004.832784","volume":"51","author":"C Cheng","year":"2004","unstructured":"C. Cheng, K.K. Parhi, Hardware efficient fast parallel FIR filter structures based on iterated short convolution. IEEE Trans. Circ. Syst. I Reg. Pap. 51(8), 1492\u20131500 (2004)","journal-title":"IEEE Trans. Circ. Syst. I Reg. Pap."},{"key":"312_CR8","unstructured":"J. Chou, S. Mohanakrishnan, J.B. Evans, FPGA Implementation of Digital Filters, in Proceedings 4th International Conference on Signal Processing Applications and Technology, (1993)"},{"key":"312_CR9","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1007\/s11265-009-0387-7","volume":"63","author":"L Deng","year":"2011","unstructured":"L. Deng, K. Sobti, Y. Zhang, C. Chakarbarti, Accurate area, time and power models for FPGA based implementations. J. Signal Process. Syst. 63, 39\u201350 (2011)","journal-title":"J. Signal Process. Syst."},{"key":"312_CR10","doi-asserted-by":"crossref","unstructured":"A. Fayed, A merged Multiplier Accumulator for High Speed Signal Processing Applications. IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP), (2002)","DOI":"10.1109\/ICASSP.2002.5745333"},{"key":"312_CR11","doi-asserted-by":"crossref","unstructured":"S. Gao, D. Al-Khalili, N. Chabini, Implementation of Large Size Multiplier using Ternary Adders and Higher Order Compressors. International Conference on Microelectronics, (2009)","DOI":"10.1109\/ICM.2009.5418675"},{"key":"312_CR12","unstructured":"G.R. Goslin, A Guide to using FPGAs for application-specific DSP performance, in Xilinx application note, (1998)"},{"key":"312_CR13","volume-title":"Adaptive Filter Theory","author":"S Haykin","year":"1991","unstructured":"S. Haykin, Adaptive Filter Theory (Prentice Hall, Upper Saddle River, 1991)"},{"key":"312_CR14","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1016\/j.mejo.2013.02.021","volume":"44","author":"MK Jaiswal","year":"2013","unstructured":"M.K. Jaiswal, R.C.C. Cheung, Area-efficient architectures for double precision multiplier on FPGA, with run-time-reconfigurable dual single precision support. Microelectron. J. 44, 421\u2013430 (2013)","journal-title":"Microelectron. J."},{"key":"312_CR15","doi-asserted-by":"crossref","unstructured":"H.M. Kamboh, S.A. Khan, An Algorithmic Transformation for FPGA Implementation of High Throughput Filters, in Proceedings of the 7th International Conference on Emerging Technologies, (2011)","DOI":"10.1109\/ICET.2011.6048450"},{"key":"312_CR16","doi-asserted-by":"crossref","unstructured":"S. Kestur, J.D. Davis, O. Williams, BLAS Comparison on FPGA, CPU and GPU, in IEEE Annual Symposium on VLSI, pp. 288\u2013293, (2010)","DOI":"10.1109\/ISVLSI.2010.84"},{"key":"312_CR17","unstructured":"P. Kolling, K. Abbot, FPGA Implementation of High Performance FIR filter, Proceedings IEEE International Symposium on Circuits and Systems, ISCAS, (1997)"},{"key":"312_CR18","doi-asserted-by":"crossref","unstructured":"M. Kumm, M. Hardieck, J. Wilkomm, P. Zipf, U.M. Baese, Multiple Constant Multiplication with Ternary Adders, $$23^{\\text{ rd }}$$ 23 rd International conference on Field Programmable Logic and Applications, (2013)","DOI":"10.1109\/FPL.2013.6645543"},{"key":"312_CR19","doi-asserted-by":"crossref","unstructured":"A. Ling, D.P. Singh, S.D. Brown, FPGA Technology Mapping: A Study of Optimality, in IEEE Proceedings Design Automation Conference, pp. 427\u2013432, (2005)","DOI":"10.1145\/1065579.1065693"},{"key":"312_CR20","doi-asserted-by":"crossref","unstructured":"P.K. Meher, Low-Latency Hardware-Efficient Memory-Based Design for Large Order FIR Digital Filters, 6th International Conference on Information, Communication and Signal Processing, pp. 10\u201313 (2007)","DOI":"10.1109\/ICICS.2007.4449798"},{"key":"312_CR21","doi-asserted-by":"crossref","unstructured":"P.K. Meher, S. Chanderasekaran, A. Amira, FPGA Realization of FIR Filters by Efficient and Flexible Systolization using Distributed Arithmetic. IEEE Transactions on Signal Processing, vol. 56, No. 7, (2008)","DOI":"10.1109\/TSP.2007.914926"},{"key":"312_CR22","doi-asserted-by":"crossref","unstructured":"A. Mirshekari, M. Mosleh, Hardware Implementation of a Fast FIR Filter with Residue Number System, 2nd International conference on Industrial Mechatronics and Automation, pp 312\u2013315, 30\u201331 (2010)","DOI":"10.1109\/ICINDMA.2010.5538308"},{"key":"312_CR23","doi-asserted-by":"crossref","unstructured":"N. Mu, G. Liu, Study on the FPGA Implementation Algorithm of Effective FIR Filter Based on Remainder Theorem, 2nd International Conference on Consumer Electronics, Communication and Networks, pp. 21\u201323 (2012)","DOI":"10.1109\/CECNet.2012.6201698"},{"key":"312_CR24","doi-asserted-by":"crossref","unstructured":"R. Naseer, M. Balakrishnan, A. Kumar, Direct Mapping of RTL Structures onto LUT-Based FPGAs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, No. 7, (1998)","DOI":"10.1109\/43.709401"},{"issue":"3","key":"312_CR25","doi-asserted-by":"crossref","first-page":"281","DOI":"10.2298\/SJEE1103281N","volume":"8","author":"M Nikolic","year":"2011","unstructured":"M. Nikolic, M. Lutovac, Sharpening of the multistage modified comb filters. Serbian J. Electric. Eng. 8(3), 281\u2013291 (2011)","journal-title":"Serbian J. Electric. Eng."},{"key":"312_CR26","volume-title":"Computer Arithmetic Algorithms and Hardware Designs","author":"B Parhami","year":"2000","unstructured":"B. Parhami, Computer Arithmetic Algorithms and Hardware Designs (Oxford University Press, New York, 2000)"},{"key":"312_CR27","unstructured":"K.K. Parhi, Chapter 13, Bit-Level Arithmetic Architectures. VLSI Digital Signal Processing Systems Design and Implementation (Wiley, 1999)"},{"key":"312_CR28","doi-asserted-by":"crossref","unstructured":"V.D. Pavlovic, N. Doncov, D. Ciric, 1D and 2D Economical FIR filters generated by Chebyshev polynomials of the first kind. Int. J. Electronic. (2013)","DOI":"10.1080\/00207217.2013.764549"},{"key":"312_CR29","unstructured":"A. Perwaiz, S.A. Khan, H.M. Kamboh, Optimization for quantization & embedded resources on FPGA. Proc. Int. Conf. Emerg. Technol. (2011)"},{"key":"312_CR30","volume-title":"Digital Signal Processing: Principles, Algorithms and Applications","author":"JG Proakis","year":"1996","unstructured":"J.G. Proakis, D.G. Manolakis, Digital Signal Processing: Principles, Algorithms and Applications (Prentice Hall, Upper Saddle River, 1996)"},{"issue":"1","key":"312_CR31","first-page":"126","volume":"58","author":"P Shi","year":"2011","unstructured":"P. Shi, Y.J. Yu, Design of linear phase FIR filters with high probability of achieving minimum number of adders. IEEE Circ. Syst. Soc. 58(1), 126\u2013136 (2011)","journal-title":"IEEE Circ. Syst. Soc."},{"issue":"1","key":"312_CR32","doi-asserted-by":"crossref","first-page":"218","DOI":"10.1145\/972627.972637","volume":"3","author":"G Stitt","year":"2004","unstructured":"G. Stitt, F. Vahid, S. Nematbakhsh, Energy savings and speed-ups from partitioning critical software loops to hardware in embedded systems. ACM Trans. Embed. Comput. Syst. 3(1), 218\u2013232 (2004)","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"312_CR33","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1023\/A:1008155020711","volume":"28","author":"R Tessier","year":"2001","unstructured":"R. Tessier, W. Burleson, Reconfigurable computing for DSP: a survey. J. VLSI Signal Process. 28, 7\u201327 (2001)","journal-title":"J. VLSI Signal Process."},{"key":"312_CR34","unstructured":"T.J. Todman, G.A. Constantinides, S.J.E. Wilton, O. Mencer, W. Luk, P.Y.K. Cheung, Reconfigurable Computing: Architecture and Design Methods. in IEEE Proceedings. Computer Digital Technology, vol. 152, No. 2, (2005)"},{"issue":"2","key":"312_CR35","doi-asserted-by":"crossref","first-page":"366","DOI":"10.1109\/TVLSI.2010.2095892","volume":"20","author":"YC Tsao","year":"2010","unstructured":"Y.C. Tsao, K. Choi, Area efficient parallel FIR digital filter structures for symmetric convolutions based on fast FIR algorithm. IEEE Trans. VLSI Syst. 20(2), 366\u2013371 (2010)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"6","key":"312_CR36","doi-asserted-by":"crossref","first-page":"371","DOI":"10.1109\/TCSII.2012.2195062","volume":"59","author":"YC Tsao","year":"2012","unstructured":"Y.C. Tsao, K. Choi, Area efficient VLSI implementation for parallel linear-phase FIR digital filters of odd length based on fast FIR algorithm. IEEE Trans. Circ. Syst.-II Express Briefs 59(6), 371\u2013375 (2012)","journal-title":"IEEE Trans. Circ. Syst.-II Express Briefs"},{"key":"312_CR37","doi-asserted-by":"crossref","unstructured":"Y.C. Tsao, K. Choi, Hardware-Efficient VLSI Implementation for 3-Parallel Linear-Phase FIR Digital Filters of Odd Length. IEEE International Symposium on Circuits and Systems, Seoul, (2012)","DOI":"10.1109\/ISCAS.2012.6272215"},{"key":"312_CR38","doi-asserted-by":"crossref","unstructured":"R. Uma, J. Ponnian, Systolic FIR Filter Design with Various Parallel Prefix Adders in FPGA: Performance Analysis. International Symposium on Electronic System Design, Kolkatta, 19\u201322 (2012)","DOI":"10.1109\/ISED.2012.45"},{"key":"312_CR39","unstructured":"G. Wei, W.F. Ying, The Implementation of FIR Low-Pass Filter Based on FPGA and DA. 4th International Conference on Intelligent Control and Information Processing, Beijing, China, (2013)"},{"key":"312_CR40","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1023\/B:VLSI.0000008066.95259.b8","volume":"36","author":"MJ Wirthlin","year":"2004","unstructured":"M.J. Wirthlin, Constant coefficient multiplication using look-up tables. J. VLSI Signal Process. 36, 7\u201315 (2004)","journal-title":"J. VLSI Signal Process."},{"key":"312_CR41","doi-asserted-by":"crossref","unstructured":"M.J. Wirthlin, B. McMurtrey, Efficient Constant Coefficient Multiplication Using Advanced FPGA Architectures. International Conference on Field Programmable Logic and Applications (FPL), (2001)","DOI":"10.1007\/3-540-44687-7_57"},{"key":"312_CR42","doi-asserted-by":"crossref","DOI":"10.1002\/9780470713785","volume-title":"FPGA-based Implementation of Signal Processing Systems,","author":"R Woods","year":"2008","unstructured":"R. Woods, J. McAllister, G. Lightbody, Y. Yi, FPGA-based Implementation of Signal Processing Systems, (Wiley, New York, 2008)"},{"key":"312_CR43","doi-asserted-by":"crossref","unstructured":"R. Woods, S. Ludwig, J. Heron, D. Trainor, S. Gehring, FPGA Synthesis on the XC6200 using IRIS and Trianus\/Hades. Proceedings 5th IEEE Symposium on FPGA based Custom Computing Machines, pp. 155\u2013164, (1997)","DOI":"10.1109\/FPGA.1997.624615"},{"key":"312_CR44","unstructured":"http:\/\/www.xilinx.com"},{"key":"312_CR45","unstructured":"Xilinx, Spartan-6 Family Overview. DS160 (v 2.0) (October 25, 2011). www.xilinx.com"},{"key":"312_CR46","unstructured":"Xilinx, \u201cVirtex-5 Family Overview,\u201d DS100 (v 5.0) (Feb. 6, 2009). www.xilinx.com"},{"key":"312_CR47","unstructured":"Xilinx, Virtex-6 Libraries Guide for HDL Designs, UG623 (v 12.3) (September 21, 2010). www.xilinx.com"},{"key":"312_CR48","doi-asserted-by":"crossref","unstructured":"X. Yuan, T. Ying, G. Chunpeng, Improved Design of Multiplier in the Digital Filter. International Conference on Computer and Communication Technologies in Agriculture Engineering, (2010)","DOI":"10.1109\/CCTAE.2010.5543688"},{"issue":"7","key":"312_CR49","first-page":"101","volume":"30","author":"L Zhao","year":"2010","unstructured":"L. Zhao, W.H. Bi, F. Liu, Design of digital FIR band pass filter using distributed algorithm based on FPGA. Electron. Meas. Technol. 30(7), 101\u2013104 (2010)","journal-title":"Electron. Meas. Technol."},{"key":"312_CR50","unstructured":"Y. Zhon, P. Shi, Distributed Arithmetic for FIR Implementation on FPGA. International Conference on Multimedia Technology, Hangzhou, China, (2011)"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0312-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-016-0312-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0312-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0312-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,2]],"date-time":"2025-06-02T19:37:46Z","timestamp":1748893066000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-016-0312-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4,16]]},"references-count":50,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2017,2]]}},"alternative-id":["312"],"URL":"https:\/\/doi.org\/10.1007\/s00034-016-0312-9","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,4,16]]}}}