{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:04:36Z","timestamp":1758891876304},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2016,5,24]],"date-time":"2016-05-24T00:00:00Z","timestamp":1464048000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1007\/s00034-016-0335-2","type":"journal-article","created":{"date-parts":[[2016,5,24]],"date-time":"2016-05-24T18:55:01Z","timestamp":1464116101000},"page":"998-1026","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Run-Time-Reconfigurable Multi-Precision Floating-Point Matrix Multiplier Intellectual Property Core on FPGA"],"prefix":"10.1007","volume":"36","author":[{"given":"S.","family":"Arish","sequence":"first","affiliation":[]},{"given":"R. K.","family":"Sharma","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,5,24]]},"reference":[{"key":"335_CR1","unstructured":"A. Amira, A. Bouridane, P. Milligan, P. Sage, A high throughput FPGA implementation of a bit-levelmatrix-matrix product, in Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems, (2000), pp. 396\u2013399"},{"key":"335_CR2","doi-asserted-by":"crossref","unstructured":"N. Anane, H. Bessalah, M. Issad, K. Messaoudi, Hardware implementation of variable precision multiplication on FPGA, in 4th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, (2009), pp. 77\u201381","DOI":"10.1109\/DTIS.2009.4938028"},{"issue":"6","key":"335_CR3","first-page":"41","volume":"59","author":"RK Bathija","year":"2012","unstructured":"R.K. Bathija, R.S. Meena, S. Sarkar, R. Sahu, Low power high speed $$16\\times 16$$ 16 \u00d7 16 bit multiplier using Vedic mathematics. Int. J. Comput. Appl. 59(6), 41\u201344 (2012)","journal-title":"Int. J. Comput. Appl."},{"key":"335_CR4","doi-asserted-by":"crossref","unstructured":"F. Bensaali, A. Amira, A. Bouridane, An FPGA based coprocessor for large matrix product implementation, in IEEE International Conference on Field-Programmable Technology (FPT), (2003), pp. 292\u2013295","DOI":"10.1109\/FPT.2003.1275760"},{"key":"335_CR5","doi-asserted-by":"crossref","unstructured":"F. Bensaali, A. Amira, R. Sotudeh, Floating-point matrix product on FPGA, in IEEE\/ACS International Conference on Computer Systems and Applications (AICCSA), (2007), pp. 466\u2013473","DOI":"10.1109\/AICCSA.2007.370923"},{"key":"335_CR6","doi-asserted-by":"crossref","unstructured":"I. Bravo, P. Jime\u2019nez, M. Mazo, J.L. Lazaro, J.J. de las Heras, A.Gardel, Different proposals to matrix multiplication based on FPGAs, in IEEE International Symposium on Industrial Electronics (ISIE), (2007), pp. 1709\u20131714","DOI":"10.1109\/ISIE.2007.4374862"},{"key":"335_CR7","doi-asserted-by":"crossref","unstructured":"C. Brunelli, P. Salmela, J. Takala, J. Nurmi, A flexible multiplier for media processing, in IEEE Workshop on Signal processing System Design and Implementation, (2005), pp. 70\u201374","DOI":"10.1109\/SIPS.2005.1579841"},{"key":"335_CR8","doi-asserted-by":"crossref","unstructured":"P. Corsonello, S. Perri, P. Zicari, A matrix product coprocessor for FPGA embedded soft processors, in International Symposium on Signals, Circuits and Systems (ISSCS), (2005), pp. 489\u2013492","DOI":"10.1109\/ISSCS.2005.1511284"},{"key":"335_CR9","first-page":"719","volume":"19","author":"HS Dhillon","year":"2008","unstructured":"H.S. Dhillon, A. Mitra, A reduced-bit multiplication algorithm for digital arithmetic. World Acad. Sci. Eng. Technol. 19, 719\u2013724 (2008)","journal-title":"World Acad. Sci. Eng. Technol."},{"key":"335_CR10","unstructured":"http:\/\/en.wikipedia.org\/wiki\/Master_theorem"},{"key":"335_CR11","unstructured":"IEEE 754-2008, IEEE Standard for Floating-Point Arithmetic (2008)"},{"key":"335_CR12","doi-asserted-by":"crossref","unstructured":"A. Jain, B. Dash, A.K. Panda, M. Suresh, FPGA design of a fast 32-bit floating point multiplier unit, in International Conference on Devices, Circuits and Systems (ICDCS), (2012), pp. 545\u2013547","DOI":"10.1109\/ICDCSyst.2012.6188744"},{"key":"335_CR13","doi-asserted-by":"crossref","unstructured":"B. Jeevan, S. Narender, C.V. Krishna Reddy, K. Sivani, A high speed binary floating point multiplier using Dadda algorithm, in International Multi-Conference on Automation, Computing, Communication, Control and Compressed Sensing, (2013), pp. 455\u2013460","DOI":"10.1109\/iMac4s.2013.6526454"},{"key":"335_CR14","unstructured":"T.-C. Lee, M. White, M. Gubody, Matrix multiplication on FPGA-based platform, in Proceedings of the World Congress on Engineering and Computer Science (WCECS), vol. 1 (2013)"},{"key":"335_CR15","doi-asserted-by":"crossref","unstructured":"K. Manolopoulos, D. Reisis, V.A. Chouliaras, An efficient multiple precision floating-point multiplier, in 18th IEEE International Conference on Electronics, Circuits and Systems (ICECS), (2011), pp. 153\u2013156","DOI":"10.1109\/ICECS.2011.6122237"},{"key":"335_CR16","doi-asserted-by":"crossref","unstructured":"A. Mehta, C.B. Bidhul, S. Joseph, P, Jayakrishnan, Implementation of single precision floating point multiplier using Karatsuba algorithm, in 2013 International Conference on Green Computing, Communication and Conservation of Energy (ICGCE), (2013), pp. 254\u2013256","DOI":"10.1109\/ICGCE.2013.6823439"},{"key":"335_CR17","volume-title":"Computer Arithmetic","author":"B Parhami","year":"2000","unstructured":"B. Parhami, Computer Arithmetic (Oxford University Press, Oxford, 2000)"},{"key":"335_CR18","unstructured":"M. Poornima, S.K. Patil, S.K. Shivukumar, H. Sanjay, Implementation of multiplier using Vedic algorithm. Int. J. Innov. Technol. Explor. Eng. 2(6), 219\u2013223 (2013), ISSN: 2278-3075"},{"issue":"12","key":"335_CR19","first-page":"5877","volume":"2","author":"BS Premananda","year":"2013","unstructured":"B.S. Premananda, S. Samarth, S.S. Pai, B. Shashank, S.S. Bhat, Design and implementation of 8-bit Vedic multiplier. Int. J. Adv. Res. Electr. Electron. Instrum. Eng. 2(12), 5877\u20135882 (2013)","journal-title":"Int. J. Adv. Res. Electr. Electron. Instrum. Eng."},{"key":"335_CR20","doi-asserted-by":"crossref","unstructured":"M.J. Rao, S. Dubey, A high speed and area efficient Booth recoded wallace tree multiplier for fast arithmetic circuits, in 2012 Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics (PRIMEASIA), (2012), pp. 220\u2013223","DOI":"10.1109\/PrimeAsia.2012.6458658"},{"key":"335_CR21","unstructured":"D.N. Sonawane, M.S. Sutaone, I. Malek, Resource efficient 64-bit floating point matrix multiplication algorithm using FPGA, in TENCON, (2009), pp. 1\u20135"},{"key":"335_CR22","unstructured":"R.S.S. Teja, A. Madhusudhan, FPGA implementation of low-area floating point multiplier using Vedic mathematics. Int. J. Emerg. Technol. Adv. Eng. 3(12), 362\u2013366 (2013), ISSN 2250-2459"},{"key":"335_CR23","unstructured":"\u201cVedic mathematics\u201d, Swami Sri Bharati Krsna Thirthaji Maharaja, Motilal Banarasidass Indological publishers and Book Sellers, (1965)"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0335-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-016-0335-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0335-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0335-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,22]],"date-time":"2019-05-22T15:01:51Z","timestamp":1558537311000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-016-0335-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5,24]]},"references-count":23,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2017,3]]}},"alternative-id":["335"],"URL":"https:\/\/doi.org\/10.1007\/s00034-016-0335-2","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,5,24]]}}}