{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:02:28Z","timestamp":1740135748748,"version":"3.37.3"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2016,7,27]],"date-time":"2016-07-27T00:00:00Z","timestamp":1469577600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1007\/s00034-016-0369-5","type":"journal-article","created":{"date-parts":[[2016,7,27]],"date-time":"2016-07-27T07:29:24Z","timestamp":1469604564000},"page":"1341-1360","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Single Flip-Flop Driving Circuit for Glitch-Free NAND-Based Digitally Controlled Delay-Lines"],"prefix":"10.1007","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0204-0949","authenticated-orcid":false,"given":"Davide","family":"De Caro","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabio","family":"Tessitore","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gianfranco","family":"Vai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gerardo","family":"Castellano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ettore","family":"Napoli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicola","family":"Petra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Claudio","family":"Parrella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio G. M.","family":"Strollo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,7,27]]},"reference":[{"issue":"5","key":"369_CR1","doi-asserted-by":"crossref","first-page":"233","DOI":"10.1109\/TCSII.2005.846307","volume":"52","author":"PL Chen","year":"2005","unstructured":"P.L. Chen, C.C. Chung, C.Y. Lee, A portable digitally controlled oscillator using novel varactors. IEEE Trans. Circuits Syst. II Exp. Briefs 52(5), 233\u2013237 (2005)","journal-title":"IEEE Trans. Circuits Syst. II Exp. Briefs"},{"issue":"6","key":"369_CR2","doi-asserted-by":"crossref","first-page":"1275","DOI":"10.1109\/JSSC.2006.874273","volume":"41","author":"PL Chen","year":"2006","unstructured":"P.L. Chen, C.C. Chung, J.N. Yang, C.Y. Lee, A clock generator with cascaded dynamic frequency counting loops for wide multiplication range applications. IEEE J. Solid State Circuits 41(6), 1275\u20131285 (2006)","journal-title":"IEEE J. Solid State Circuits"},{"key":"369_CR3","doi-asserted-by":"crossref","unstructured":"S.L. Chen, M.J. Ho, Y.M. Sun, M.W. Lin, J.C. Lai, An all-digital delay-locked loop for high-speed memory interface applications, in International symposium on VLSI design, automation and test (VLSI-DAT), 2014","DOI":"10.1109\/VLSI-DAT.2014.6834900"},{"issue":"9","key":"369_CR4","doi-asserted-by":"crossref","first-page":"2055","DOI":"10.1109\/TCSI.2008.2011577","volume":"56","author":"KH Choi","year":"2009","unstructured":"K.H. Choi, J.B. Shin, J.Y. Sim, H.J. Park, An interpolating digitally controlled oscillator for a wide range all digital PLL. IEEE Trans. Circuits Syst. I: Reg. Pap. 56(9), 2055\u20132063 (2009)","journal-title":"IEEE Trans. Circuits Syst. I: Reg. Pap."},{"issue":"2","key":"369_CR5","doi-asserted-by":"crossref","first-page":"347","DOI":"10.1109\/JSSC.2002.807398","volume":"38","author":"CC Chung","year":"2003","unstructured":"C.C. Chung, C.Y. Lee, An all digital phase locked loop for high speed clock generation. IEEE J. Solid State Circuits 38(2), 347\u2013351 (2003)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"1","key":"369_CR6","doi-asserted-by":"crossref","first-page":"145","DOI":"10.1109\/JSSC.2006.886525","volume":"42","author":"S Damphousse","year":"2007","unstructured":"S. Damphousse, K. Ouici, A. Rizki, M. Mallinson, All digital spread spectrum clock generator for EMI reduction. IEEE J. Solid State Circuits 42(1), 145\u2013150 (2007)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"4","key":"369_CR7","doi-asserted-by":"crossref","first-page":"537","DOI":"10.1007\/s00034-008-9042-y","volume":"27","author":"R Danesfahani","year":"2008","unstructured":"R. Danesfahani, M. Moghaddasi, M. Mahlouji, Enhanced acquisition and tracking in all digital phase locked loops. Circuits Syst. Signal Process. 27(4), 537\u2013552 (2008)","journal-title":"Circuits Syst. Signal Process."},{"issue":"5","key":"369_CR8","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/JSSC.2010.2043461","volume":"45","author":"D Caro De","year":"2010","unstructured":"D. De Caro, C.A. Romani, N. Petra, A.G.M. Strollo, C. Parrella, A 1.27\u00a0GHz, all digital spread spectrum clock generator\/synthesizer in 65\u00a0nm CMOS. IEEE J. Solid State Circuits 45(5), 1048\u20131060 (2010)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"1","key":"369_CR9","doi-asserted-by":"crossref","first-page":"55","DOI":"10.1109\/TVLSI.2011.2181547","volume":"21","author":"D Caro De","year":"2013","unstructured":"D. De Caro, Glitch-free NAND-based digitally controlled delay-lines. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 21(1), 55\u201366 (2013)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"9","key":"369_CR10","doi-asserted-by":"publisher","first-page":"2074","DOI":"10.1109\/JSSC.2015.2423977","volume":"50","author":"D Caro De","year":"2015","unstructured":"D. De Caro, F. Tessitore, G. Vai, N. Imperato, N. Petra, E. Napoli, C. Parrella, A.G.M. Strollo, A 3.3\u00a0GHz spread-spectrum clock generator supporting discontinuous frequency modulations in 28\u00a0nm CMOS. IEEE J. Solid State Circuits 50(9), 2074\u20132089 (2015). doi: 10.1109\/JSSC.2015.2423977","journal-title":"IEEE J. Solid State Circuits"},{"issue":"7","key":"369_CR11","doi-asserted-by":"crossref","first-page":"566","DOI":"10.1109\/TCSII.2007.895326","volume":"54","author":"S Kao","year":"2007","unstructured":"S. Kao, B. Chen, S. Liu, A 62.5\u2013625-MHz anti reset all digital delay locked loop. IEEE Trans. Circuits Syst. II Exp. Briefs 54(7), 566\u2013570 (2007)","journal-title":"IEEE Trans. Circuits Syst. II Exp. Briefs"},{"issue":"17","key":"369_CR12","doi-asserted-by":"crossref","first-page":"950","DOI":"10.1049\/el:20020626","volume":"38","author":"T Kim","year":"2002","unstructured":"T. Kim, S.H. Wang, B. Kim, Fast locking delay locked loop using initial delay measurement. Electron. Lett. 38(17), 950\u2013951 (2002)","journal-title":"Electron. Lett."},{"issue":"13","key":"369_CR13","doi-asserted-by":"crossref","first-page":"930","DOI":"10.1049\/el.2014.0331","volume":"50","author":"Y Lee","year":"2014","unstructured":"Y. Lee, I.C. Park, Single-step glitch-free NAND-based digitally controlled delay lines using dual loops. Electron. Lett. 50(13), 930\u2013932 (2014)","journal-title":"Electron. Lett."},{"issue":"4","key":"369_CR14","doi-asserted-by":"crossref","first-page":"565","DOI":"10.1109\/4.753691","volume":"34","author":"F Lin","year":"1999","unstructured":"F. Lin, J. Miller, A. Schoenfeld, M. Ma, R.J. Baker, A register controlled symmetrical DLL for double-data-rate DRAM. IEEE J. Solid State Circuits 34(4), 565\u2013568 (1999)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"5","key":"369_CR15","doi-asserted-by":"crossref","first-page":"762","DOI":"10.1109\/JSSC.2003.810030","volume":"38","author":"T Matano","year":"2003","unstructured":"T. Matano et al., A 1-Gb\/s\/pin 512-Mb DDRII SDRAM using a digital DLL and a Slew-rate-controlled output buffer. IEEE J. Solid State Circuits 38(5), 762\u2013768 (2003)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"10","key":"369_CR16","doi-asserted-by":"crossref","first-page":"1036","DOI":"10.1109\/TCSII.2008.926793","volume":"55","author":"BM Moon","year":"2008","unstructured":"B.M. Moon, Y.J. Park, D.K. Jeong, Monotonic wide-range digitally controlled oscillator compensated for supply voltage variation. IEEE Trans. Circuits Syst. II Exp. Briefs 55(10), 1036\u20131040 (2008)","journal-title":"IEEE Trans. Circuits Syst. II Exp. Briefs"},{"issue":"1","key":"369_CR17","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1109\/TVLSI.2013.2297834","volume":"23","author":"HY Shih","year":"2015","unstructured":"H.Y. Shih, C.F. Chen, Y.C. Chang, Y.W. Hu, An ultralow power multirate FSK demodulator with digital-assisted calibrated delay-line based phase shifter for high-speed biomedical zero-IF receivers. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(1), 98\u2013106 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"369_CR18","doi-asserted-by":"crossref","DOI":"10.1002\/0470041951","volume-title":"All Digital Frequency Synthesizer in Deep Submicron CMOS","author":"RB Staszewski","year":"2006","unstructured":"R.B. Staszewski, P.T. Balsara, All Digital Frequency Synthesizer in Deep Submicron CMOS (Wiley, Hoboken, 2006)"},{"issue":"4","key":"369_CR19","doi-asserted-by":"crossref","first-page":"891 898","DOI":"10.1109\/JSSC.2006.870760","volume":"41","author":"T Terada","year":"2006","unstructured":"T. Terada, S. Yoshizumi, M. Muqsith, Y. Sanada, T. Kuroda, A CMOS ultra-wideband impulse radio transceiver for 1-Mb\/s data communications and 2.5-cm range finding. IEEE J. Solid State Circuits 41(4), 891 898 (2006)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"1","key":"369_CR20","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/JSSC.2007.910966","volume":"43","author":"JA Tierno","year":"2008","unstructured":"J.A. Tierno, A.V. Rylyakov, D.J. Friedman, A wide power supply range, wide tuning range, all static CMOS all digital PLL in 65\u00a0nm SOI. IEEE J. Solid State Circuits 43(1), 42\u201351 (2008)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"1","key":"369_CR21","doi-asserted-by":"crossref","first-page":"69 83","DOI":"10.1109\/JSSC.2009.2031799","volume":"45","author":"N Helleputte Van","year":"2010","unstructured":"N. Van Helleputte, M. Verhelst, W. Dehaene, G. Gielen, A reconfigurable, 130\u00a0nm CMOS 108\u00a0pJ\/pulse, fully integrated IR-UWB receiver for communication and precise ranging. IEEE J. Solid State Circuits 45(1), 69 83 (2010)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"5","key":"369_CR22","doi-asserted-by":"crossref","first-page":"1036","DOI":"10.1109\/JSSC.2010.2047994","volume":"45","author":"JS Wang","year":"2010","unstructured":"J.S. Wang, C.Y. Cheng, J.C. Liu, Y.C. Liu, Y.M. Wang, A duty cycle distortion tolerant half delay line low-power fast lock in all digital delay locked loop. IEEE J. Solid State Circuits 45(5), 1036\u20131047 (2010)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"6","key":"369_CR23","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1109\/TCSII.2010.2048379","volume":"57","author":"L Wang","year":"2010","unstructured":"L. Wang, L. Liu, H. Chen, An implementation of fast-locking and wide-range 11-bit reversible SAR DLL. IEEE Trans. Circuits Syst. II: Express Briefs 57(6), 421\u2013425 (2010)","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"2","key":"369_CR24","doi-asserted-by":"crossref","first-page":"361","DOI":"10.1109\/JSSC.2006.889381","volume":"42","author":"RJ Yang","year":"2007","unstructured":"R.J. Yang, S.I. Liu, A 40\u2013550\u00a0MHz harmonic-free all digital delay locked loop using a variable SAR algorithm. IEEE J. Solid State Circuits 42(2), 361\u2013373 (2007)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"11","key":"369_CR25","doi-asserted-by":"crossref","first-page":"2338","DOI":"10.1109\/JSSC.2007.906183","volume":"42","author":"RJ Yang","year":"2007","unstructured":"R.J. Yang, S.I. Liu, A 2.5\u00a0GHz all digital delay locked loop in 0.13\u00a0 $$\\mu $$ \u03bc m CMOS technology. IEEE J. Solid State Circuits 42(11), 2338\u20132347 (2007)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"3","key":"369_CR26","doi-asserted-by":"crossref","first-page":"567","DOI":"10.1109\/TVLSI.2014.2313131","volume":"23","author":"CY Yao","year":"2015","unstructured":"C.Y. Yao, Y.H. Ho, Y.Y. Chiu, R.J. Yang, Designing a SAR-based all-digital delay-locked loop with constant acquisition cycles using a resettable delay line. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(3), 567\u2013574 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0369-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-016-0369-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0369-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0369-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,11]],"date-time":"2019-09-11T15:57:47Z","timestamp":1568217467000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-016-0369-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7,27]]},"references-count":26,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2017,4]]}},"alternative-id":["369"],"URL":"https:\/\/doi.org\/10.1007\/s00034-016-0369-5","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2016,7,27]]}}}