{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,11]],"date-time":"2025-04-11T21:22:29Z","timestamp":1744406549620},"reference-count":59,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2016,9,2]],"date-time":"2016-09-02T00:00:00Z","timestamp":1472774400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2017,5]]},"DOI":"10.1007\/s00034-016-0406-4","type":"journal-article","created":{"date-parts":[[2016,9,2]],"date-time":"2016-09-02T04:39:54Z","timestamp":1472791194000},"page":"2125-2153","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["A Simple Structure for MASH $$\\Sigma \\Delta $$ \u03a3 \u0394 Modulators with Highly Reduced In-Band Quantization Noise"],"prefix":"10.1007","volume":"36","author":[{"given":"Beheshte","family":"Khazaeili","sequence":"first","affiliation":[]},{"given":"Mohammad","family":"Yavari","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,9,2]]},"reference":[{"key":"406_CR1","unstructured":"M. Aboudina, B. Razavi, A $$\\Delta \\Sigma $$ \u0394 \u03a3 CMOS ADC with 80-dB dynamic range and 31-MHz signal bandwidth, in IEEE International Midwest Symposium on Circuits and Systems (2009), pp. 397\u2013401"},{"issue":"12","key":"406_CR2","doi-asserted-by":"crossref","first-page":"753","DOI":"10.1109\/82.476173","volume":"42","author":"R Baird","year":"1995","unstructured":"R. Baird, T. Fiez, Linearity enhancement of multibit delta-sigma A\/D and D\/A converters using data weighted averaging. IEEE Trans. Circuits Syst. II 42(12), 753\u2013762 (1995)","journal-title":"IEEE Trans. Circuits Syst. II"},{"issue":"5","key":"406_CR3","doi-asserted-by":"crossref","first-page":"886","DOI":"10.1109\/TCSI.2009.2016867","volume":"56","author":"E Bilhan","year":"2009","unstructured":"E. Bilhan, F. Maloberti, A wideband sigma-delta modulator with cross-coupled two-paths. IEEE Trans. Circuits Syst. I 56(5), 886\u2013893 (2009)","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"6","key":"406_CR4","doi-asserted-by":"crossref","first-page":"1198","DOI":"10.1109\/JSSC.2010.2046240","volume":"45","author":"L Bos","year":"2010","unstructured":"L. Bos, G. Vandersteen, P. Rombouts, A. Geis, A. Morgado, Y. Rolain, G. Van der Plas, J. Ryckaert, Multirate cascaded discrete-time low-pass $$\\Delta \\Sigma $$ \u0394 \u03a3 modulator for GSM\/Bluetooth\/UMTS. IEEE J. Solid-State Circuits 45(6), 1198\u20131208 (2010)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"5","key":"406_CR5","doi-asserted-by":"crossref","first-page":"675","DOI":"10.1007\/BF01213964","volume":"14","author":"DP Brown","year":"1995","unstructured":"D.P. Brown, On limit cycles of second-order sigma-delta modulators with constant input. Circuits Syst. Signal Process. 14(5), 675\u2013688 (1995)","journal-title":"Circuits Syst. Signal Process."},{"issue":"6","key":"406_CR6","doi-asserted-by":"crossref","first-page":"1379","DOI":"10.1109\/4.62165","volume":"25","author":"K Bult","year":"1990","unstructured":"K. Bult, G.J. Geelen, A fast-settling CMOS op amp for SC circuits with 90-dB DC gain. IEEE J. Solid-State Circuits 25(6), 1379\u20131384 (1990)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"406_CR7","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1007\/s10470-008-9138-0","volume":"54","author":"F Chen","year":"2008","unstructured":"F. Chen, T. Kuendiger, S. Erfani, M. Ahmadi, Design of a wideband low-power continuous-time $$\\Sigma \\Delta $$ \u03a3 \u0394 modulator in 90 nm CMOS technology. Analog Integr. Circuits Signal Process. 54(3), 187\u2013199 (2008)","journal-title":"Analog Integr. Circuits Signal Process."},{"issue":"3","key":"406_CR8","doi-asserted-by":"crossref","first-page":"166","DOI":"10.1109\/4.364429","volume":"30","author":"TB Cho","year":"1995","unstructured":"T.B. Cho, P.R. Gray, A 10 b, 20 Msample\/s, 35 mW pipeline A\/D converter. IEEE J. Solid-State Circuits 30(3), 166\u2013172 (1995)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"5","key":"406_CR9","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1109\/TCSII.2007.914891","volume":"55","author":"K Cornelissens","year":"2008","unstructured":"K. Cornelissens, M. Steyaert, Design considerations for cascade $$\\Delta \\Sigma $$ \u0394 \u03a3 ADCs. IEEE Trans. Circuits Syst. II 55(5), 389\u2013393 (2008)","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"406_CR10","unstructured":"M. de Bock, P. Rombouts, A double-sampling cross noise-coupled split $$\\Sigma \\Delta $$ \u03a3 \u0394 -modulation A\/D converter with 80 dB SNR, in IEEE International Conference on Electronics, Circuits and Systems (ICECS) (2009), pp. 45\u201348"},{"issue":"3","key":"406_CR11","doi-asserted-by":"crossref","first-page":"349","DOI":"10.1109\/4.910473","volume":"36","author":"M Dessouky","year":"2001","unstructured":"M. Dessouky, A. Kaiser, Very low-voltage digital-audio $$\\Delta \\Sigma $$ \u0394 \u03a3 modulator with 88-dB dynamic range using local switch bootstrapping. IEEE J. Solid-State Circuits 36(3), 349\u2013355 (2001)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"406_CR12","doi-asserted-by":"crossref","unstructured":"Y. Du, T. He, Y. Jiang, S. Sin, U. Seng-Pan, R. P. Martins, A robust NTF zero optimization technique for both low and high OSRs sigma-delta modulators, in IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) (2012), pp. 29\u201332","DOI":"10.1109\/APCCAS.2012.6418963"},{"issue":"6","key":"406_CR13","doi-asserted-by":"crossref","first-page":"1697","DOI":"10.1109\/JSSC.2009.2020458","volume":"44","author":"Y Fujimoto","year":"2009","unstructured":"Y. Fujimoto, Y. Kanazawa, P. Lor\u00e9, K. Iizuka, A 100 MS \/s 4 MHz bandwidth 70 dB SNR $$\\Delta \\Sigma $$ \u0394 \u03a3 ADC in 90 nm CMOS. IEEE J. Solid-State Circuits 44(6), 1697\u20131708 (2009)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"406_CR14","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1109\/TCSI.2003.821291","volume":"51","author":"AA Hamoui","year":"2004","unstructured":"A.A. Hamoui, K.W. Martin, High-order multibit modulators and pseudo data-weighted-averaging in low-oversampling $$\\Delta \\Sigma $$ \u0394 \u03a3 ADCs for broad-band applications. IEEE Trans. Circuits Syst. I 51(1), 72\u201385 (2004)","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"10","key":"406_CR15","doi-asserted-by":"crossref","first-page":"2224","DOI":"10.1109\/TCSI.2006.882825","volume":"53","author":"CY Ho","year":"2006","unstructured":"C.Y. Ho, B.W. Ling, J.D. Reiss, Fuzzy impulsive control of high-order interpolative low-pass sigma-delta modulators. IEEE Trans. Circuits Syst. I 53(10), 2224\u20132233 (2006)","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"11","key":"406_CR16","doi-asserted-by":"crossref","first-page":"1240","DOI":"10.1109\/TCSII.2006.882805","volume":"53","author":"CY Ho","year":"2006","unstructured":"C.Y. Ho, B.W. Ling, J.D. Reiss, X. Yu, Nonlinear behaviors of bandpass sigma-delta modulators with stable system matrices. IEEE Trans. Circuits Syst. II 53(11), 1240\u20131244 (2006)","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"406_CR17","doi-asserted-by":"crossref","unstructured":"K.C. Hong, H. Chiueh, A 36-mW 320-MHz CMOS continuous-time sigma-delta modulator with 10-MHz bandwidth and 12-bit resolution, in IEEE International Midwest Symposium on Circuits and Systems (2010), pp. 725\u2013728","DOI":"10.1109\/MWSCAS.2010.5548717"},{"issue":"8","key":"406_CR18","doi-asserted-by":"crossref","first-page":"2215","DOI":"10.1109\/TIM.2013.2253911","volume":"62","author":"Y Jung","year":"2013","unstructured":"Y. Jung, H. Roh, J. Roh, An input-feedforward multibit adder-less modulator for ultrasound imaging systems. IEEE Trans. Instrum. Meas. 62(8), 2215\u20132227 (2013)","journal-title":"IEEE Trans. Instrum. Meas."},{"issue":"3","key":"406_CR19","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1049\/el.2013.3327","volume":"50","author":"B Khazaeili","year":"2014","unstructured":"B. Khazaeili, M. Yavari, MASH $$\\Sigma \\Delta $$ \u03a3 \u0394 modulator with highly reduced in-band quantisation noise. Electron. Lett. 50(3), 161\u2013163 (2014)","journal-title":"Electron. Lett."},{"key":"406_CR20","doi-asserted-by":"crossref","unstructured":"B. Khazaeili, M. Yavari, A simple global resonation strategy for wideband discrete-time MASH $$\\Sigma \\Delta $$ \u03a3 \u0394 modulators, in 22nd Iranian Conference on Electrical Engineering (ICEE) (2014), pp. 334\u2013337","DOI":"10.1109\/IranianCEE.2014.6999559"},{"key":"406_CR21","unstructured":"K. Lee, C. Jeongseok, M. Aniya, K. Hamashita, K. Takasuka, S. Takeuchi, G.C. Temes, A noise-coupled time-interleaved $$\\Delta \\Sigma $$ \u0394 \u03a3 ADC with 4.2MHz BW, -98dB THD, and 79dB SNDR, in IEEE International Solid-State Circuits Conference, Digest of Technical Papers (2008), pp. 494\u2013631"},{"issue":"12","key":"406_CR22","doi-asserted-by":"crossref","first-page":"2601","DOI":"10.1109\/JSSC.2008.2006311","volume":"43","author":"K Lee","year":"2008","unstructured":"K. Lee, J. Chae, M. Aniya, K. Hamashita, K. Takasuka, S. Takeuchi, G.C. Temes, A noise-coupled time-interleaved delta-sigma ADC with 4.2 MHz bandwidth, 98 dB THD, and 79 dB SNDR. IEEE J. Solid-State Circuits 43(12), 2601\u20132612 (2008)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"8","key":"406_CR23","doi-asserted-by":"crossref","first-page":"2202","DOI":"10.1109\/JSSC.2009.2022298","volume":"44","author":"K Lee","year":"2009","unstructured":"K. Lee, M.R. Miller, G.C. Temes, An 8.1 mW, 82 dB delta-sigma ADC with 1.9 MHz BW and 98 dB THD. IEEE J. Solid-State Circuits 44(8), 2202\u20132211 (2009)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"406_CR24","doi-asserted-by":"crossref","first-page":"209","DOI":"10.1016\/j.dsp.2013.10.006","volume":"24","author":"BW Ling","year":"2014","unstructured":"B.W. Ling, C.Y. Ho, Q. Dai, J.D. Reiss, Reduction of quantization noise via periodic code for oversampled input signals and the corresponding optimal code design. Digit. Signal Process. 24, 209\u2013222 (2014)","journal-title":"Digit. Signal Process."},{"issue":"9","key":"406_CR25","doi-asserted-by":"crossref","first-page":"1795","DOI":"10.1109\/JSSC.2010.2050942","volume":"45","author":"CY Lu","year":"2010","unstructured":"C.Y. Lu, M. Onabajo, V. Gadde, L. Yung-chung, C. Hsein-Pu, V. Periasami, J. Silva-Martinez, A 25 MHz bandwidth 5th-order continuous-time low-pass sigma-delta modulator with 67.7 dB SNDR using time-domain quantization and feedback. IEEE J. Solid-State Circuits 45(9), 1795\u20131808 (2010)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"406_CR26","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1007\/s10470-012-9827-6","volume":"73","author":"MH Maghami","year":"2012","unstructured":"M.H. Maghami, M. Yavari, A hybrid CT\/DT double-sampled SMASH $$\\Sigma \\Delta $$ \u03a3 \u0394 modulator for broadband applications in 90 nm CMOS technology. Analog Integr. Circuits Signal Process. 73(1), 101\u2013114 (2012)","journal-title":"Analog Integr. Circuits Signal Process."},{"issue":"8","key":"406_CR27","doi-asserted-by":"crossref","first-page":"2212","DOI":"10.1109\/JSSC.2009.2022302","volume":"44","author":"N Maghari","year":"2009","unstructured":"N. Maghari, S. Kwon, U.-K. Moon, 74 dB SNDR multi-loop sturdy-MASH delta-sigma modulator using 35 dB open-loop opamp gain. IEEE J. Solid-State Circuits 44(8), 2212\u20132221 (2009)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"406_CR28","doi-asserted-by":"crossref","first-page":"2882","DOI":"10.1109\/JSSC.2011.2164964","volume":"46","author":"N Maghari","year":"2011","unstructured":"N. Maghari, U.-K. Moon, A third-order DT $$\\Delta \\Sigma $$ \u0394 \u03a3 Modulator using noise-shaped bi-directional single-slope quantizer. IEEE J. Solid-State Circuits 46(12), 2882\u20132891 (2011)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"406_CR29","doi-asserted-by":"crossref","first-page":"352","DOI":"10.1109\/TCSI.2003.808892","volume":"50","author":"P Malcovati","year":"2003","unstructured":"P. Malcovati, S. Brigati, F. Francesconi, F. Maloberti, Behavioral modeling of switched-capacitor sigma-delta modulators. IEEE Trans. Circuits Syst. I Fundam. Theory Appl. 50(3), 352\u2013364 (2003)","journal-title":"IEEE Trans. Circuits Syst. I Fundam. Theory Appl."},{"key":"406_CR30","unstructured":"P. Malla, H. Lakdawala, K. Kornegay, K. Soumyanath, A 28-mW spectrum-sensing reconfigurable 20MHz 72dB-SNR 70 dB-SNDR DT $$\\Delta \\Sigma $$ \u0394 \u03a3 ADC for 802.11n\/WIMAX receivers, in IEEE International Solid-State Circuits Conference, Digest of Technical Papers (2008), pp. 496\u2013631"},{"issue":"2","key":"406_CR31","doi-asserted-by":"crossref","first-page":"197","DOI":"10.1007\/s10470-010-9471-y","volume":"65","author":"P Malla","year":"2010","unstructured":"P. Malla, H. Lakdawala, R. Naiknaware, K. Soumyanath, K. Kornegay, Systematic design of wideband $$\\Delta \\Sigma $$ \u0394 \u03a3 modulator for WiFi\/WiMAX receivers. J. Analog Integr. Circuits Signal Process. 65(2), 197\u2013208 (2010)","journal-title":"J. Analog Integr. Circuits Signal Process."},{"issue":"4","key":"406_CR32","doi-asserted-by":"crossref","first-page":"697","DOI":"10.1109\/JSSC.2010.2042244","volume":"45","author":"K Matsukawa","year":"2010","unstructured":"K. Matsukawa, Y. Mitani, M. Takayama, K. Obata, S. Dsho, A. Matsuzawa, A fifth-order continuous-time delta-sigma modulator with single-opamp resonator. IEEE J. Solid-State Circuits 45(4), 697\u2013706 (2010)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"406_CR33","unstructured":"X. Meng, Y. Zhang, T. He, G.C. Temes, A noise-coupled low-distortion delta-sigma ADC with shifted loop delays, in IEEE 57th International Midwest Symposium on Circuits and Systems (2014), pp. 587\u2013590"},{"key":"406_CR34","unstructured":"A. Morgado, R. del R\u00edo, J. de la Rosa, Adaptive SMASH $$\\Sigma \\Delta $$ \u03a3 \u0394 converters for the next generation of mobile phones\u2014design issues and practical solutions, in IEEE International Conference NEWCAS (2010), pp. 357\u2013360"},{"issue":"2","key":"406_CR35","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1049\/el:20083249","volume":"44","author":"A Morgado","year":"2008","unstructured":"A. Morgado, R. del R\u00edo, J. de la Rosa, Resonation-based cascade $$\\Sigma \\Delta $$ \u03a3 \u0394 modulator for broadband low-voltage A\/D conversion. Electron. Lett. 44(2), 97\u201399 (2008)","journal-title":"Electron. Lett."},{"issue":"6","key":"406_CR36","doi-asserted-by":"crossref","first-page":"1465","DOI":"10.1109\/JSSC.2013.2257491","volume":"48","author":"T Oh","year":"2013","unstructured":"T. Oh, N. Maghari, U.-K. Moon, A second-order $$\\Delta \\Sigma $$ \u0394 \u03a3 ADC using noise-shaped two-step integrating quantizer. IEEE J. Solid-State Circuits 48(6), 1465\u20131474 (2013)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"406_CR37","doi-asserted-by":"crossref","first-page":"885","DOI":"10.1007\/s00034-013-9671-7","volume":"33","author":"J Peng","year":"2014","unstructured":"J. Peng, J. Wang, S. Tan, Optimal FIR filter design based on curve fitting approximation for uncertain 2\u20131 sigma-delta modulator. Circuits Syst. Signal Process. 33(3), 885\u2013894 (2014)","journal-title":"Circuits Syst. Signal Process."},{"issue":"11","key":"406_CR38","doi-asserted-by":"crossref","first-page":"2458","DOI":"10.1109\/JSSC.2011.2164293","volume":"46","author":"O Rajaee","year":"2011","unstructured":"O. Rajaee, S. Takeuch, M. Aniya, K. Hamashita, U.K. Moon, Low-OSR over-ranging hybrid ADC incorporating noise-shaped two-step quantizer. IEEE J. Solid-State Circuits 46(11), 2458\u20132468 (2011)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"406_CR39","unstructured":"O. Rajaee, T. Musah, S. Takeuchi, M. Aniya, K. Hamashita, P. Hanumoluet, U.-K. Moon, A 79dB 80 MHz 8X-OSR hybrid delta-sigma\/pipeline ADC, in Symposium on VLSI Circuits (2009), pp. 74\u201375"},{"issue":"12","key":"406_CR40","doi-asserted-by":"crossref","first-page":"1916","DOI":"10.1109\/4.173122","volume":"27","author":"B Razavi","year":"1992","unstructured":"B. Razavi, B.A. Wooley, Design techniques for high-speed, high-resolution comparators. IEEE J. Solid-State Circuits 27(12), 1916\u20131926 (1992)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"406_CR41","unstructured":"M. Sanchez-Renedo, S. Pat\u00f3n, L. Hern\u00e1ndez, A 2-2 discrete time cascaded $$\\Sigma \\Delta $$ \u03a3 \u0394 modulator with NTF zero using interstage feedback, in IEEE International Conference on Electronics in Circuits and Systems (ICECS) (2006), pp. 954\u2013957"},{"issue":"7","key":"406_CR42","doi-asserted-by":"crossref","first-page":"1499","DOI":"10.1109\/JSSC.2005.847215","volume":"40","author":"C Sandner","year":"2005","unstructured":"C. Sandner, M. Clara, A. Santner, T. Hartig, F. Kuttner, A 6-bit 1.2-GS\/s low-power flash-ADC in 0.13- $$\\mu $$ \u03bc m digital CMOS. IEEE J. Solid-State Circuits 40(7), 1499\u20131505 (2005)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"406_CR43","doi-asserted-by":"crossref","first-page":"209","DOI":"10.1109\/TCSI.2006.887455","volume":"54","author":"R Schoofs","year":"2007","unstructured":"R. Schoofs, M.S.J. Steyaert, W. Sansen, A design-optimized continuous-time delta\u2013sigma ADC for WLAN applications. IEEE Trans. Circuits Syst. I Regul. Pap. 54(1), 209\u2013217 (2007)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"406_CR44","volume-title":"Understanding delta-sigma data converters","author":"R Schreier","year":"2005","unstructured":"R. Schreier, G.C. Temes, Understanding delta-sigma data converters (Wiley\/IEEE Press, Piscataway, 2005)"},{"issue":"04","key":"406_CR45","doi-asserted-by":"crossref","first-page":"1250028","DOI":"10.1142\/S0218126612500284","volume":"21","author":"BH Seyedhosseinzadeh","year":"2012","unstructured":"B.H. Seyedhosseinzadeh, M. Yavari, An efficient low-power sigma-delta modulator for multi-standard wireless applications. J. Circuits Syst. Comput. 21(04), 1250028 (2012)","journal-title":"J. Circuits Syst. Comput."},{"issue":"12","key":"406_CR46","doi-asserted-by":"crossref","first-page":"737","DOI":"10.1049\/el:20010542","volume":"37","author":"J Silva","year":"2001","unstructured":"J. Silva, U. Moon, J. Steensgaard, G.C. Temes, Wideband low-distortion delta-sigma ADC topology. Electron. Lett. 37(12), 737\u2013738 (2001)","journal-title":"Electron. Lett."},{"issue":"11","key":"406_CR47","doi-asserted-by":"crossref","first-page":"1136","DOI":"10.1002\/cta.1816","volume":"41","author":"Z Sohrabi","year":"2012","unstructured":"Z. Sohrabi, M. Yavari, A 13 bit 10 MHz bandwidth MASH 3\u20132 $$\\Sigma \\Delta $$ \u03a3 \u0394 modulator in 90 nm CMOS. Int. J. Circuit Theory Appl. 41(11), 1136\u20131153 (2012)","journal-title":"Int. J. Circuit Theory Appl."},{"key":"406_CR48","doi-asserted-by":"crossref","unstructured":"G.C. Temes, New architectures for low-power delta-sigma analog-to-digital converter, in IEEE Asia Pacific Conference on Circuits and Systems (2008), pp. 1\u20136","DOI":"10.1109\/APCCAS.2008.4745946"},{"key":"406_CR49","doi-asserted-by":"crossref","DOI":"10.1007\/1-4020-5186-7","volume-title":"Analog Circuit Design","author":"AHM Vanruermund","year":"2006","unstructured":"A.H.M. Vanruermund, H. Casier, M. Steyaert, Analog Circuit Design (Springer, New York, 2006)"},{"issue":"12","key":"406_CR50","doi-asserted-by":"crossref","first-page":"1887","DOI":"10.1109\/4.972139","volume":"36","author":"K Vleugels","year":"2001","unstructured":"K. Vleugels, S. Rabii, B.A. Wooley, A 2.5-V sigma-delta modulator for broadband communications applications. IEEE J. Solid-State Circuits 36(12), 1887\u20131899 (2001)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"406_CR51","doi-asserted-by":"crossref","first-page":"539","DOI":"10.1109\/49.761034","volume":"17","author":"RH Walden","year":"1999","unstructured":"R.H. Walden, Analog-to-digital converter survey and analysis. IEEE J. Sel. Areas Commun. 17(4), 539\u2013550 (1999)","journal-title":"IEEE J. Sel. Areas Commun."},{"issue":"8","key":"406_CR52","doi-asserted-by":"crossref","first-page":"1866","DOI":"10.1109\/JSSC.2012.2196732","volume":"47","author":"K Yamamoto","year":"2012","unstructured":"K. Yamamoto, A.C. Carusone, A 1-1-1-1 MASH delta-sigma modulator with dynamic comparator-based OTAs. IEEE J. Solid-State Circuits 47(8), 1866\u20131883 (2012)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"6","key":"406_CR53","first-page":"852","volume":"92","author":"X Yang","year":"2009","unstructured":"X. Yang, H. Zhang, G. Chen, A low-power second-order two-channel time-interleaved $$\\Sigma \\Delta $$ \u03a3 \u0394 modulator for broadband application. Inst. Electron. Inf. Commun. Eng (IEICE) Trans. Electron. 92(6), 852\u2013859 (2009)","journal-title":"Inst. Electron. Inf. Commun. Eng (IEICE) Trans. Electron."},{"issue":"4","key":"406_CR54","doi-asserted-by":"crossref","first-page":"607","DOI":"10.1007\/s00034-007-4010-z","volume":"26","author":"F Yang","year":"2007","unstructured":"F. Yang, M. Gani, Robust H2 approach for digital correction of cascaded Sigma Delta modulator. Circuits Syst. Signal Process. 26(4), 607\u2013618 (2007)","journal-title":"Circuits Syst. Signal Process."},{"key":"406_CR55","doi-asserted-by":"crossref","unstructured":"M. Yavari, O. Shoaei, A. Rodriguez-Vazquez, Systematic and optimal design of CMOS two-stage opamps with hybrid cascode compensation, in Proceedings on Design, Automation and Test in Europe (2006), pp. 144\u2013149","DOI":"10.1109\/DATE.2006.244037"},{"issue":"6","key":"406_CR56","doi-asserted-by":"crossref","first-page":"573","DOI":"10.1049\/ip-cds:20040414","volume":"151","author":"M Yavari","year":"2004","unstructured":"M. Yavari, O. Shoaei, Low-voltage low-power fast-settling CMOS operational transconductance amplifiers for switched-capacitor applications. IEE Proc. Circuits Devices Syst. 151(6), 573\u2013578 (2004)","journal-title":"IEE Proc. Circuits Devices Syst."},{"issue":"3","key":"406_CR57","doi-asserted-by":"crossref","first-page":"775","DOI":"10.1109\/JSSC.1985.1052381","volume":"20","author":"A Yukawa","year":"1985","unstructured":"A. Yukawa, A CMOS 8-bit high-speed A\/D converter IC. IEEE J. Solid-State Circuits 20(3), 775\u2013779 (1985)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"8","key":"406_CR58","doi-asserted-by":"crossref","first-page":"1614","DOI":"10.1109\/TCSI.2012.2206509","volume":"59","author":"R Zanbaghi","year":"2012","unstructured":"R. Zanbaghi, S. Saxena, G.C. Temes, T.S. Feiz, A 75-dB SNDR, 5-MHz bandwidth stage-shared 2\u20132 MASH modulator dissipating 16 mW power. IEEE Trans. Circuits Syst. I 59(8), 1614\u20131625 (2012)","journal-title":"IEEE Trans. Circuits Syst. I"},{"key":"406_CR59","unstructured":"R. Zanbaghi, T.S. Fiez, G. Temes, A new zero-optimization scheme for noise-coupled $$\\Delta \\Sigma $$ \u0394 \u03a3 ADCs, in IEEE International Symposium on Circuits and Systems (2010), pp. 2163\u20132166"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0406-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-016-0406-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0406-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0406-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T17:50:45Z","timestamp":1498326645000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-016-0406-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,9,2]]},"references-count":59,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2017,5]]}},"alternative-id":["406"],"URL":"https:\/\/doi.org\/10.1007\/s00034-016-0406-4","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,9,2]]}}}