{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T17:02:17Z","timestamp":1775494937715,"version":"3.50.1"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2016,10,24]],"date-time":"2016-10-24T00:00:00Z","timestamp":1477267200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1007\/s00034-016-0442-0","type":"journal-article","created":{"date-parts":[[2016,10,24]],"date-time":"2016-10-24T10:59:39Z","timestamp":1477306779000},"page":"2654-2671","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":17,"title":["Dynamic Threshold Sleep Transistor Technique for High Speed and Low Leakage in CMOS Circuits"],"prefix":"10.1007","volume":"36","author":[{"given":"Rohit","family":"Lorenzo","sequence":"first","affiliation":[]},{"given":"Saurabh","family":"Chaudhury","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,10,24]]},"reference":[{"key":"442_CR1","doi-asserted-by":"crossref","first-page":"140","DOI":"10.1109\/TVLSI.2003.821546","volume":"12","author":"A Abdollahi","year":"2004","unstructured":"A. Abdollahi, F. Fallah, M. Pedram, Leakage current reduction in CMOS VLSI circuits by input vector control. IEEE Trans. Very Large Scale Integr. Syst. 12, 140\u2013154 (2004)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"442_CR2","doi-asserted-by":"crossref","unstructured":"A. Agarwal, C.H. Kim, S. Mukhopadhyay, K. Roy, Leakage in nano-scale technologies: mechanisms, impact and design considerations, in ACM\/IEEE Design Automation Conference, pp. 6\u201311 (2004)","DOI":"10.1145\/996566.996571"},{"key":"442_CR3","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1109\/4.126534","volume":"27","author":"AP Chandrakasan","year":"1992","unstructured":"A.P. Chandrakasan, Low-power CMOS digital design. IEEE J. Solid State Circuit 27, 473\u2013484 (1992)","journal-title":"IEEE J. Solid State Circuit"},{"key":"442_CR4","doi-asserted-by":"crossref","unstructured":"K. Chopra, S.B.K. Vrudhula, Implicit pseudo Boolean enumeration algorithms for input vector control, inProceedings of IEEE-ACM Design Automation Conference, pp. 767\u2013772 (2004)","DOI":"10.1145\/996566.996774"},{"key":"442_CR5","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1002\/cta.1838","volume":"42","author":"P Corsonello","year":"2014","unstructured":"P. Corsonello, M. Lanuzza, S. Perri, Gate-level body biasing technique for high speed sub-threshold CMOS logic gates. Int. J. Circuit Theory Appl. 42, 65\u201370 (2014)","journal-title":"Int. J. Circuit Theory Appl."},{"key":"442_CR6","doi-asserted-by":"crossref","unstructured":"J.W. Chun, C.Y. Roger Chen, A Novel leakage reduction technique for CMOS circuit design, in: Proceedings of ISOCC, pp. 119\u2013122 (2010)","DOI":"10.1109\/SOCDC.2010.5682957"},{"key":"442_CR7","doi-asserted-by":"crossref","unstructured":"A.J. Drake, N. Zamdmer, K.J. Nowka, R.B. Brown, Analysis of the impact of gate body signal phase on DTMOS Inverters in $$0.13\\mu \\text{m}$$ 0.13 \u03bc m PD-SOI, in IEEE International SOI Conference, pp. 99\u2013100 (2003)","DOI":"10.1109\/SOI.2003.1242914"},{"key":"442_CR8","doi-asserted-by":"crossref","first-page":"1118","DOI":"10.1109\/TVLSI.2009.2020594","volume":"18","author":"H Fuketa","year":"2010","unstructured":"H. Fuketa, M. Hashimoto, Y. Mitsuyama, T. Onoye, Transistor variability modeling and its validation with ring-oscillation frequencies for body-biased sub-threshold circuits. IEEE Trans Very Large Scale Integr. Syst. 18, 1118\u20131129 (2010)","journal-title":"IEEE Trans Very Large Scale Integr. Syst."},{"key":"442_CR9","doi-asserted-by":"crossref","first-page":"196","DOI":"10.1109\/TVLSI.2003.821547","volume":"22","author":"N Hanchate","year":"2004","unstructured":"N. Hanchate, N. Ranganathan, Lector: a technique for leakage reduction in CMOS circuits. IEEE Trans. VLSI Integr. Syst. 22, 196\u2013205 (2004)","journal-title":"IEEE Trans. VLSI Integr. Syst."},{"key":"442_CR10","doi-asserted-by":"crossref","unstructured":"M. Horowitz, Low-power digital design, in International Symposium on Low Power Electronics and Design, pp. 8\u201311 (1994)","DOI":"10.1109\/LPE.1994.573184"},{"key":"442_CR11","unstructured":"Y.T. Ho, T.T. Hwang, Low power design using dual threshold voltage, in IEEE ASP Design Automation Conference, pp. 205\u2013208 (2004)"},{"key":"442_CR12","unstructured":"http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc"},{"key":"442_CR13","unstructured":"http:\/\/ptm.asu.edu"},{"key":"442_CR14","unstructured":"K. Hun, V.J. Mooney, Sleepy keeper: a new approach to low-leakage power VLSI design, in Proceedings of 2006 IFIP International Conference on Very Large Scale Integration, pp. 367\u2013372 (2006)"},{"key":"442_CR15","unstructured":"J. Kao, A. Chandrakasan, MTCMOS sequential circuits, in Proceedings of European Solid-State Circuits Conference, pp. 332\u2013335 (2001)"},{"key":"442_CR16","doi-asserted-by":"crossref","unstructured":"W. Lim, I. Lee, D. Sylvester, D. Blaauw, Batteryless Sub-nW Cortex-M0+ processor with dynamic leakage-suppression logic, in IEEE International Solid-State Circuits Conference (ISSCC), pp. 146\u2013147 (2015)","DOI":"10.1109\/ISSCC.2015.7062968"},{"key":"442_CR17","doi-asserted-by":"crossref","first-page":"847","DOI":"10.1109\/4.400426","volume":"30","author":"S Mutoh","year":"1995","unstructured":"S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki Member, S. Shigematsu, J. Yamada, 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS. IEEE J. Solid State Circuits 30, 847\u2013854 (1995)","journal-title":"IEEE J. Solid State Circuits"},{"key":"442_CR18","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1109\/TED.2004.842538","volume":"52","author":"BC Paul","year":"2005","unstructured":"B.C. Paul, Device optimization for digital sub-threshold logic operation. IEEE Trans. Electron Device 52, 237\u2013247 (2005)","journal-title":"IEEE Trans. Electron Device"},{"key":"442_CR19","unstructured":"K .Roy, W. Liqiong, C. Zarping, Multiple- $$\\text{ V }_{{\\rm dd}}$$ V dd multiple- $$\\text{ V }_{{\\rm th}}$$ V th CMOS (MVCMOS) for low power applications, in Proceedings of the 1999 IEEE International Symposium on circuits and systems, pp. 360\u2013370 (1999)"},{"key":"442_CR20","volume-title":"Low-Power CMOS VLSI Circuit Design","author":"K Roy","year":"2000","unstructured":"K. Roy, S. Prasad, Low-Power CMOS VLSI Circuit Design (Wiley Interscience, New York, 2000)"},{"key":"442_CR21","doi-asserted-by":"crossref","unstructured":"A. Sayed, H. Al Asaad, A new low power high performance flip-flop, in 49th IEEE International Midwest Symposium on Circuits and Systems, pp. 723\u2013726 (2006)","DOI":"10.1109\/MWSCAS.2006.382164"},{"key":"442_CR22","doi-asserted-by":"crossref","unstructured":"K. Srikanth, K. Dhireesha, GALEOR: leakage reduction for CMOS circuit, inproceedings of 15th IEEE International Conference on Electronics Circuits and Systems, pp. 574\u2013577 (2008)","DOI":"10.1109\/ICECS.2008.4674918"},{"key":"442_CR23","doi-asserted-by":"crossref","unstructured":"M.H. Sulieman, V. Beiu, W. Ibrahim, Low-power and highly reliable logic gates: transistor-level optimizations, inProceedings of 10th IEEE conference on Nanotechnology Joint Symposium with Nano Korea, pp. 254\u2013257 (2010)","DOI":"10.1109\/NANO.2010.5697892"},{"key":"442_CR24","doi-asserted-by":"crossref","first-page":"911","DOI":"10.1049\/el:20071208","volume":"43","author":"A Tajalli","year":"2007","unstructured":"A. Tajalli, E. Vittoz, Y. Leblebici, E.J. Brauer, Ultra-low power subthreshold current-mode logic utilizing PMOS load device. IET Electron Lett. 43, 911\u2013913 (2007)","journal-title":"IET Electron Lett."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-016-0442-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0442-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0442-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,11]],"date-time":"2025-06-11T20:25:20Z","timestamp":1749673520000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-016-0442-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10,24]]},"references-count":24,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2017,7]]}},"alternative-id":["442"],"URL":"https:\/\/doi.org\/10.1007\/s00034-016-0442-0","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,10,24]]}}}