{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T19:01:30Z","timestamp":1648753290013},"reference-count":15,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T00:00:00Z","timestamp":1477958400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1007\/s00034-016-0445-x","type":"journal-article","created":{"date-parts":[[2016,11,1]],"date-time":"2016-11-01T11:39:50Z","timestamp":1478000390000},"page":"3020-3033","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Fracturable DSP Block for Multi-context Reconfigurable Architectures"],"prefix":"10.1007","volume":"36","author":[{"given":"Rakesh","family":"Warrier","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shanker","family":"Shreejith","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chan Hua","family":"Vun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suhaib A.","family":"Fahmy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,11,1]]},"reference":[{"key":"445_CR1","unstructured":"Altera Inc, Variable Precision DSP Blocks in Stratix V Devices (2013)"},{"key":"445_CR2","doi-asserted-by":"crossref","unstructured":"V. Betz, J. Rose, VPR, A new packing, placement and routing tool for FPGA Research. in Proceedings of International Conference on Field-Programmable Logic and Applications (FPL), pp. 213\u2013222 (1997)","DOI":"10.1007\/3-540-63465-7_226"},{"key":"445_CR3","doi-asserted-by":"crossref","unstructured":"H.Y. Cheah, F. Brosser, S.A. Fahmy, D.L. Maskell, The iDEA DSP block based soft processor for FPGAs. ACM Trans. Reconfig. Technol. Syst. 7(3), 19:1\u201319:23 (2014)","DOI":"10.1145\/2629443"},{"issue":"3","key":"445_CR4","doi-asserted-by":"crossref","first-page":"357","DOI":"10.1109\/43.748165","volume":"18","author":"I Ghosh","year":"1999","unstructured":"I. Ghosh, A. Raghunathan, N.K. Jha, Hierarchical test generation and design for testability methods for ASPPs and ASIPs. Trans. Comput. Aided Des. Integr. Circuits Syst. 18(3), 357\u2013370 (1999)","journal-title":"Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"10","key":"445_CR5","doi-asserted-by":"crossref","first-page":"1987","DOI":"10.1109\/TVLSI.2014.2360067","volume":"23","author":"TJ Lin","year":"2015","unstructured":"T.J. Lin, W. Zhang, N.K. Jha, FDR 2.0: a low-power dynamically reconfigurable architecture and its FinFET implementation. IEEE Trans. Very Large Scale Integr. Syst. 23(10), 1987\u20132000 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"3","key":"445_CR6","doi-asserted-by":"crossref","first-page":"544","DOI":"10.1109\/TCAD.2005.853700","volume":"25","author":"L Lingappan","year":"2006","unstructured":"L. Lingappan, S. Ravi, N.K. Jha, Satisfiability-based test generation for nonseparable RTL controller-datapath circuits. Trans. Comput. Aided Des. Integr. Circuits Syst. 25(3), 544\u2013557 (2006)","journal-title":"Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"4","key":"445_CR7","first-page":"815","volume":"3","author":"M Machhout","year":"2009","unstructured":"M. Machhout, M. Zeghid, W.E.H. Youssef, B. Bouallegue, A. Baganne, R. Tourki, Efficient large numbers karatsuba-Ofman multiplier designs for embedded systems. Int. J. Electr. Comput. Energ. Electron. Commun. Eng. 3(4), 815\u2013824 (2009)","journal-title":"Int. J. Electr. Comput. Energ. Electron. Commun. Eng."},{"key":"445_CR8","doi-asserted-by":"crossref","unstructured":"H. Parandeh-Afshar, A. Cevrero, P. Athanasopoulos, P. Brisk, Y. Leblebici, P. Ienne, A flexible DSP block to enhance FPGA arithmetic performance. in Proceedings of International Conference on Field-Programmable Technology (FPT), pp. 70\u201377. IEEE (2009)","DOI":"10.1109\/FPT.2009.5377638"},{"key":"445_CR9","doi-asserted-by":"crossref","unstructured":"H. Parandeh-Afshar, P. Ienne, Highly versatile DSP blocks for improved FPGA arithmetic performance. in Proceedings of International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 229\u2013236. IEEE (2010)","DOI":"10.1109\/FCCM.2010.42"},{"issue":"4","key":"445_CR10","doi-asserted-by":"crossref","first-page":"573","DOI":"10.1109\/TCAD.2015.2474363","volume":"35","author":"B Ronak","year":"2016","unstructured":"B. Ronak, S.A. Fahmy, Mapping for maximum performance on FPGA DSP blocks. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(4), 573\u2013585 (2016)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"445_CR11","doi-asserted-by":"crossref","unstructured":"R. Warrier, L. Hao, W. Zhang, Reconfigurable DSP block design for dynamically reconfigurable architecture. in Proceedings of International Symposium on Circuits and Systems (ISCAS), pp. 2551\u20132554 (2014)","DOI":"10.1109\/ISCAS.2014.6865693"},{"key":"445_CR12","unstructured":"Xilinx Inc, UG369: Virtex-6 FPGA DSP48E1 Slice User Guide (2011)"},{"key":"445_CR13","doi-asserted-by":"crossref","unstructured":"S. Xu, S.A. Fahmy, I.V. McLoughlin, Square-rich fixed point polynomial evaluation on fpgas. in Proceedings of International Symposium on Field-programmable Gate Arrays (FPGA), pp. 99\u2013108. ACM (2014)","DOI":"10.1145\/2554688.2554779"},{"issue":"4","key":"445_CR14","first-page":"16","volume":"5","author":"W Zhang","year":"2009","unstructured":"W. Zhang, N.K. Jha, L. Shang, A hybrid nano\/CMOS dynamically reconfigurable system\u2014part I: architecture. ACM J. Emerg. Technol. Comput. Syst. 5(4), 16 (2009)","journal-title":"ACM J. Emerg. Technol. Comput. Syst."},{"issue":"3","key":"445_CR15","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1145\/1568485.1568487","volume":"5","author":"W Zhang","year":"2009","unstructured":"W. Zhang, N.K. Jha, L. Shang, A hybrid nano\/CMOS dynamically reconfigurable system\u2014part II: design optimization flow. ACM J. Emerg. Technol. Comput. Syst. 5(3), 13 (2009)","journal-title":"ACM J. Emerg. Technol. Comput. Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-016-0445-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0445-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0445-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,15]],"date-time":"2019-09-15T05:39:58Z","timestamp":1568525998000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-016-0445-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,1]]},"references-count":15,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2017,7]]}},"alternative-id":["445"],"URL":"https:\/\/doi.org\/10.1007\/s00034-016-0445-x","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,11,1]]}}}