{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T13:07:29Z","timestamp":1772024849413,"version":"3.50.1"},"reference-count":47,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2016,11,4]],"date-time":"2016-11-04T00:00:00Z","timestamp":1478217600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1007\/s00034-016-0449-6","type":"journal-article","created":{"date-parts":[[2016,11,4]],"date-time":"2016-11-04T11:58:51Z","timestamp":1478260731000},"page":"2672-2696","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["Current-Mode FPAA with CMRR Elimination and Low Sensitivity to Mismatch"],"prefix":"10.1007","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8446-6769","authenticated-orcid":false,"given":"Szymon","family":"Szcz\u0119sny","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2016,11,4]]},"reference":[{"key":"449_CR1","doi-asserted-by":"crossref","first-page":"2759","DOI":"10.1109\/JSSC.2008.2005697","volume":"43","author":"J Becker","year":"2008","unstructured":"J. Becker, F. Henrici, S. Trendelenburg, M. Ortmanns, Y. Manoli, A field-programmable analog array of 55 digitally tunable OTAs in a hexagonal lattice. IEEE J. Solid State Circuits 43, 2759\u20132768 (2008)","journal-title":"IEEE J. Solid State Circuits"},{"key":"449_CR2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-2358-8","volume-title":"Image and Video Compression Standards","author":"V Bhaskaran","year":"1995","unstructured":"V. Bhaskaran, K. Konstantinidies, Image and Video Compression Standards (Kluwer, Boston, 1995)"},{"issue":"11","key":"449_CR3","doi-asserted-by":"crossref","first-page":"2307","DOI":"10.1109\/TVLSI.2013.2290305","volume":"22","author":"S Brink","year":"2014","unstructured":"S. Brink, J. Hasler, R. Wunderlich, Adaptive floating-gate circuit enabled large-scale FPAA. IEEE Trans. VLSI Syst. 22(11), 2307\u20132315 (2014)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"449_CR4","unstructured":"M. Conti, G. Dalla Betta, S. Orcioni, G. Soncini, C. Turchetti, C., N. Zorzi, Test structure for mismatch characterization of MOS transistors in subthreshold regime, in Proceedings of the IEEE International Conference on Microelectronic Test Structure, vol. 10 (1997)"},{"issue":"1","key":"449_CR5","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/TCSII.2010.2092827","volume":"58","author":"R Dlugosz","year":"2011","unstructured":"R. Dlugosz, T. Talaska, W. Pedrycz, Fellow IEEE, Current-mode analog adaptive mechanism for ultra-low-power neural networks. IEEE Trans. Circuits Syst. II Express Briefs 58(1), 31\u201335 (2011)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"449_CR6","doi-asserted-by":"crossref","unstructured":"K. Doris, J. Briaire, D. Leenaerts, M. Vertregt, A. van Roermund, A 12 b 500 MS\/s dac with $$>$$ > 70 dB SFDR up to 120 MHz in 0.18 m CMOS. IEEE ISSCC Dig. Tech. Papers, pp. 116\u2013117 (2005)","DOI":"10.1109\/ISSCC.2005.1493896"},{"key":"449_CR7","unstructured":"R. Dueck, Digital Design with CPLD Applications and VHDL, Cengage Learning, 2nd ed. (2011)"},{"key":"449_CR8","unstructured":"V.C. Gaudet, P.G. Gulak, CMOS implementation of a current conveyor-based field-programmable analog array, in Conference of Signals, Systems and Computers, vol. 2 (1997), p. 1156"},{"issue":"10","key":"449_CR9","doi-asserted-by":"crossref","first-page":"2178","DOI":"10.1109\/TCSI.2007.904594","volume":"54","author":"C Gianni","year":"2007","unstructured":"C. Gianni, S. Pennisi, G. Scotti, A. Trifiletti, The universal circuit simulator: a mixed-signal approach to-port network and impedance synthesis. IEEE Trans. Circuits Syst. I Reg. Pap. 54(10), 2178\u20132183 (2007)","journal-title":"IEEE Trans. Circuits Syst. I Reg. Pap."},{"issue":"1","key":"449_CR10","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1109\/19.836324","volume":"49","author":"G Giustolisi","year":"2000","unstructured":"G. Giustolisi, G. Palmisano, G. Palumbo, CMRR frequency response of CMOS operational transconductance amplifiers. IEEE Trans. Instrum. Meas. 49(1), 137\u2013143 (2000)","journal-title":"IEEE Trans. Instrum. Meas."},{"key":"449_CR11","doi-asserted-by":"crossref","unstructured":"H. Graeb, F. Balasa, R. Castro-Lopez, Y.-W. Chang, F.V. Fernandez, P.-H. Lin, M. Strasser, Analog layout synthesis - Recent advances in topological approaches, in Design, Automation & Test in Europe Conference & Exhibition (2009), pp. 274\u2013279","DOI":"10.1109\/DATE.2009.5090670"},{"key":"449_CR12","doi-asserted-by":"crossref","DOI":"10.1109\/9780470545294","volume-title":"Mixed-Signal Systems: A Guide to CMOS Cicuit Design","author":"A Handkiewicz","year":"2002","unstructured":"A. Handkiewicz, Mixed-Signal Systems: A Guide to CMOS Cicuit Design (Wiley, New York, 2002)"},{"issue":"2","key":"449_CR13","doi-asserted-by":"crossref","first-page":"268","DOI":"10.1002\/jnm.1921","volume":"27","author":"A Handkiewicz","year":"2014","unstructured":"A. Handkiewicz, P. Katarzy\u0144ski, S. Szcz\u0119sny, M. Naumowicz, M. Melosik, P. \u015aniata\u0142a, VHDL-AMS in switched-current analog filter pair design based on a gyrator-capacitor prototype circuit. Int. J. Numer. Model. Electron. Netw. Devices Fields 27(2), 268\u2013281 (2014)","journal-title":"Int. J. Numer. Model. Electron. Netw. Devices Fields"},{"issue":"5","key":"449_CR14","doi-asserted-by":"crossref","first-page":"2211","DOI":"10.1016\/j.eswa.2013.09.019","volume":"41","author":"A Handkiewicz","year":"2014","unstructured":"A. Handkiewicz, P. Katarzy\u0144ski, S. Szcz\u0119sny, M. Naumowicz, M. Melosik, P. \u015aniata\u0142a, M. Kropid\u0142owski, Design automation of a lossless multiport network and its application to image filtering. Expert Syst. Appl. 41(5), 2211\u20132221 (2014)","journal-title":"Expert Syst. Appl."},{"issue":"6","key":"449_CR15","doi-asserted-by":"crossref","first-page":"539","DOI":"10.1002\/cta.741","volume":"40","author":"A Handkiewicz","year":"2012","unstructured":"A. Handkiewicz, P. Katarzy\u0144ski, S. Szcz\u0119sny, J. Wencel, P. \u015aniata\u0142a, Analog filter pair design on the basis of a gyrator\u2013capacitor prototype circuit. Int. J. Circuit Theory Appl. 40(6), 539\u2013550 (2012)","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"6","key":"449_CR16","doi-asserted-by":"crossref","first-page":"3205","DOI":"10.1016\/j.eswa.2014.11.048","volume":"42","author":"A Handkiewicz","year":"2015","unstructured":"A. Handkiewicz, S. Szcz\u0119sny, M. Naumowicz, P. Katarzy\u0144ski, M. Melosik, P. \u015aniata\u0142a, M. Kropid\u0142owski, SI-Studio, a layout generator of current mode circuits. Expert Syst. Appl. 42(6), 3205\u20133218 (2015)","journal-title":"Expert Syst. Appl."},{"key":"449_CR17","doi-asserted-by":"crossref","unstructured":"A. Handkiewicz, P. \u015aniata\u0142a, M. \u0141ukowiak, Low-voltage high-performance switched current memory cell, in Proceedings of the Ninth Annual IEEE International ASIC Conference and Exhibit, ASIC 97, Portland, Oregon, 7\u201310 Sept. 1997, pp. 12\u201316","DOI":"10.1109\/ASIC.1997.616969"},{"issue":"2","key":"449_CR18","doi-asserted-by":"crossref","first-page":"212","DOI":"10.1145\/321062.321069","volume":"8","author":"R Hooke","year":"1961","unstructured":"R. Hooke, T.A. Jeeves, \u2019Direct search\u2019 solution of numerical and statistical problems. J. Assoc. Comp. 8(2), 212\u2013229 (1961)","journal-title":"J. Assoc. Comp."},{"key":"449_CR19","doi-asserted-by":"crossref","DOI":"10.1007\/978-0-387-23521-9","volume-title":"Test nad Design-for-Testability in Mixed-Signal Integrated Circuits","author":"JL Huertas","year":"2004","unstructured":"J.L. Huertas, Test nad Design-for-Testability in Mixed-Signal Integrated Circuits (Kluwer, Boston, 2004)"},{"key":"449_CR20","unstructured":"R. Jacob Baker, CMOS\u2014Circuit Design, Layout and Simulation, Rev. 2nd edn., IEEE Solid-State Circuits Society, Sponsor; IEEE SSCS Liaison to the IEEE Press, Stuart K. Tewksbury, Wiley-Interscience (2008)"},{"key":"449_CR21","unstructured":"P. Katarzy\u0144ski, M. Melosik, M. Naumowicz, S. Szcz\u0119sny, Symbolic analysis in gyrator\u2013capacitor filters, in Proceedings of the 19th International Conference IEEE Mixed Design of Integrated Circuits and Systems (MIXDES) (2012), pp. 392\u2013397"},{"key":"449_CR22","doi-asserted-by":"crossref","unstructured":"H. Kutuk, S.M. Kang, A field-programmable analog array (FPAA) using switched-capacitor technique, in Proceedings of the IEEE International Symposium on Circuits and Systems, vol. 4 (1996), pp. 41\u201343","DOI":"10.1109\/ISCAS.1996.541896"},{"issue":"3","key":"449_CR23","doi-asserted-by":"crossref","first-page":"906","DOI":"10.1109\/TCSI.2014.2386773","volume":"62","author":"M Laiho","year":"2015","unstructured":"M. Laiho, J. Hasler, J. Zhou, D. Chao, L. Wei, E. Lehtonen, J. Poikonen, FPAA\/Memristor hybrid computing infrastructure. IEEE Trans. Circuits Syst. I Regul. Pap. 62(3), 906\u2013915 (2015)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"449_CR24","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1049\/ip-cds:20000030","volume":"147","author":"CA Looby","year":"2000","unstructured":"C.A. Looby, C. Lyden, Op-amp based CMOS field-programmable analogue array. Proc. IEE Circuits Devices Syst. 147, 93\u201395 (2000)","journal-title":"Proc. IEE Circuits Devices Syst."},{"issue":"4","key":"449_CR25","doi-asserted-by":"crossref","first-page":"667","DOI":"10.1142\/S021812660500257X","volume":"14","author":"SA Mahmoud","year":"2005","unstructured":"S.A. Mahmoud, Digitally controlled cmos balanced output transconductor and application to variable gain amplifier and Gm-C filter on field programmable analog array. J. Circuits Syst. Comput. 14(4), 667\u2013684 (2005)","journal-title":"J. Circuits Syst. Comput."},{"issue":"11","key":"449_CR26","doi-asserted-by":"crossref","first-page":"1641","DOI":"10.1109\/TCAD.2013.2269050","volume":"32","author":"R Martins","year":"2013","unstructured":"R. Martins, N. Lourenco, N. Horta, LAYGEN II-automatic layout generation of analog integrated circuits. IEEE Trans. Comput Aided Design Integr. Circuits Syst. 32(11), 1641\u20131654 (2013)","journal-title":"IEEE Trans. Comput Aided Design Integr. Circuits Syst."},{"key":"449_CR27","volume-title":"Numerical Methods Using Matlab","author":"J Mathews","year":"1999","unstructured":"J. Mathews, K. Fink, Numerical Methods Using Matlab (Prentice-Hall, Upper Saddle River, 1999)"},{"issue":"3","key":"449_CR28","doi-asserted-by":"crossref","first-page":"326","DOI":"10.2478\/s11772-013-0097-3","volume":"21","author":"M Naumowicz","year":"2013","unstructured":"M. Naumowicz, M. Melosik, P. Katarzy\u0144ski, A. Handkiewicz, Automation of CMOS technology migration illustrated by RGB to YCrCb analogue converter. Opto-Electron. Rev. 21(3), 326\u2013331 (2013)","journal-title":"Opto-Electron. Rev."},{"issue":"1","key":"449_CR29","doi-asserted-by":"crossref","first-page":"76","DOI":"10.1109\/TBCAS.2011.2163714","volume":"6","author":"S Nease","year":"2012","unstructured":"S. Nease, S. George, P. Hasler, S. Koziol, S. Brink, Modeling and implementation of voltage-mode CMOS dendrites on a reconfigurable analog platform. IEEE Trans. Biomed. Circuits Syst. 6(1), 76\u201384 (2012)","journal-title":"IEEE Trans. Biomed. Circuits Syst."},{"issue":"2","key":"449_CR30","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1109\/4.982418","volume":"37","author":"B Pankiewicz","year":"2002","unstructured":"B. Pankiewicz, M. Wojcikowski, S. Szczepanski, S. Yichuang, A field programmable analog array for CMOS continuous-time OTA-C filter applications. J. Solid State Circuits 37(2), 125\u2013136 (2002)","journal-title":"J. Solid State Circuits"},{"issue":"10","key":"449_CR31","doi-asserted-by":"crossref","first-page":"1209","DOI":"10.1109\/TCSVT.2006.882392","volume":"16","author":"M P\u00e4nk\u00e4\u00e4l\u00e4","year":"2006","unstructured":"M. P\u00e4nk\u00e4\u00e4l\u00e4, K. Virtanen, A. Paasio, An analog 2-D DCT processor. IEEE Trans. Circuits Syst. Video Technol. 16(10), 1209\u20131216 (2006)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"449_CR32","doi-asserted-by":"crossref","unstructured":"C. Premont, R. Grisel, N. Abouchi, J.P. Chante, Current-conveyor based field programmable analog array, in Proceedings of the IEEE MWSCAS, Ames, IA (1996)","DOI":"10.1109\/MWSCAS.1996.594069"},{"issue":"1","key":"449_CR33","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1049\/el:19980069","volume":"34","author":"X Quan","year":"1998","unstructured":"X. Quan, S.H.K. Embabi, E. Sanchez-Sinencio, Improved fully-balanced current-mode integrator. Electron. Lett. 34(1), 1\u20133 (1998)","journal-title":"Electron. Lett."},{"key":"449_CR34","volume-title":"Numerical Methods with MATLAB\u2013Implementations and Applications","author":"G Recktenwald","year":"2000","unstructured":"G. Recktenwald, Numerical Methods with MATLAB\u2013Implementations and Applications (Prentice-Hall, Upper Saddle River, 2000)"},{"key":"449_CR35","unstructured":"R. Rudnicki, Chosen tools for automatic design of switched-current circuits, (in Polish), Ph.D. dissertation, accessible via (Pozna\u0144 University of Technology, Pozna\u0144, Poland, 2006)"},{"issue":"5","key":"449_CR36","doi-asserted-by":"crossref","first-page":"471","DOI":"10.1002\/cta.576","volume":"38","author":"R Rudnicki","year":"2010","unstructured":"R. Rudnicki, M. Kropid\u0142owski, A. Handkiewicz, Low power switched-current circuits with low sensitivity to the rise\/fall time of the clock. Int. J. Circuit Theory Appl. 38(5), 471\u2013486 (2010)","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"1","key":"449_CR37","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1109\/TVLSI.2010.2091687","volume":"20","author":"CR Schlottman","year":"2012","unstructured":"C.R. Schlottman, C. Petre, P.E. Hasler, A high-level simulink-based tool for FPAA configuration. IEEE Trans. VLSI Syst. 20(1), 10\u201318 (2012)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"449_CR38","unstructured":"S. Szcz\u0119sny, Computer Tools for Layout Generation of Switched-Current Circuits, Ph.D. dissertation, accessible via (Pozna\u0144 University of Technology, Pozna\u0144, Poland, 2013)"},{"key":"449_CR39","doi-asserted-by":"crossref","unstructured":"S. Szcz\u0119sny, FPAA Accelerator for Machine Vision systems. Przegl\u0105d Elektrotechniczny, ISSN 0033-2097, R. 91 NR 9\/2015","DOI":"10.15199\/48.2015.09.48"},{"issue":"4","key":"449_CR40","first-page":"757","volume":"60","author":"S Szcz\u0119sny","year":"2012","unstructured":"S. Szcz\u0119sny, M. Naumowicz, A. Handkiewicz, SI-Studio\u2014environment for SI circuits design automation. Bull. Pol. Acad. Sci. Tech. Sci. 60(4), 757\u2013762 (2012)","journal-title":"Bull. Pol. Acad. Sci. Tech. Sci."},{"key":"449_CR41","unstructured":"P. \u015aniata\u0142a, A. Handkiewicz, M. Naumowicz, S. Szcz\u0119sny, M. Melosik, P. Katarzy\u0144ski, M. Kropid\u0142owski, Automated design of switched current sigma-delta modulator with a new comparator structure, in MIXDES 2013, 20th International Conference (2013), pp. 198\u2013203"},{"issue":"4","key":"449_CR42","first-page":"919","volume":"63","author":"P \u015aniata\u0142a","year":"2015","unstructured":"P. \u015aniata\u0142a, M. Naumowicz, S. Szcz\u0119sny, J.L.A. de Melo, N. Paulino, J. Goes, Current mode sigma-delta modulator designed with the help of transistor\u2019s size optimization tool. Bull. Pol. Acad. Sci. 63(4), 919\u2013922 (2015)","journal-title":"Bull. Pol. Acad. Sci."},{"issue":"3","key":"449_CR43","doi-asserted-by":"crossref","first-page":"287","DOI":"10.1049\/ip-cds:20040562","volume":"152","author":"C-C Tsai","year":"2005","unstructured":"C.-C. Tsai, C.-H. Lai, W.-T. Lee, J.-O. Wu, 10-bit switched-current digital-to-analogue converter. IEE Proc. Circuits Devices Syst. 152(3), 287\u2013290 (2005)","journal-title":"IEE Proc. Circuits Devices Syst."},{"issue":"12","key":"449_CR44","doi-asserted-by":"crossref","first-page":"2845","DOI":"10.1109\/JSSC.2011.2164302","volume":"46","author":"W-H Tseng","year":"2011","unstructured":"W.-H. Tseng, C.-W. Fan, W. Jieh-Tsorng, Senior Member, A 12-Bit 1.25-GS\/s DAC in 90 nm CMOS with>70 dB SFDR up to 500 MHz. IEEE J. Solid State Circuits 46(12), 2845\u20132856 (2011)","journal-title":"IEEE J. Solid State Circuits"},{"key":"449_CR45","unstructured":"C.M. Twigg, P.E. Hasler, J.D. Gray, R. Chawla, Systems and Methods for Programming Large-Scale Field-Programmable Analog Arrays, United States Patent, U.S. Patent No 7,439,764 B2, 21 Oct 2008"},{"key":"449_CR46","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1007\/BF01250733","volume":"6","author":"E Vittoz","year":"2007","unstructured":"E. Vittoz, Analogue VLSI signal processing: why, where and how. Analog Integr. Circuits Signal Process. 6, 27\u201344 (2007)","journal-title":"Analog Integr. Circuits Signal Process."},{"issue":"1","key":"449_CR47","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/TCAD.2008.2009137","volume":"28","author":"E Yialmaz","year":"2009","unstructured":"E. Yialmaz, G. D\u00fcndar, Analog layout generator for CMOS circuits. IEEE Trans. Comput. Aided Design Integr. Circuits Syst. 28(1), 32\u201345 (2009)","journal-title":"IEEE Trans. Comput. Aided Design Integr. Circuits Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-016-0449-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0449-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0449-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,12]],"date-time":"2025-06-12T00:12:03Z","timestamp":1749687123000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-016-0449-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11,4]]},"references-count":47,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2017,7]]}},"alternative-id":["449"],"URL":"https:\/\/doi.org\/10.1007\/s00034-016-0449-6","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,11,4]]}}}