{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T18:52:43Z","timestamp":1771959163085,"version":"3.50.1"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"8","license":[{"start":{"date-parts":[[2016,12,3]],"date-time":"2016-12-03T00:00:00Z","timestamp":1480723200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2017,8]]},"DOI":"10.1007\/s00034-016-0466-5","type":"journal-article","created":{"date-parts":[[2016,12,3]],"date-time":"2016-12-03T05:31:38Z","timestamp":1480743098000},"page":"3047-3070","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":17,"title":["Current Starving the SRAM Cell: A Strategy to Improve Cell Stability and Power"],"prefix":"10.1007","volume":"36","author":[{"given":"Debasish","family":"Nayak","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Debiprasad Priyabrata","family":"Acharya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kamalakanta","family":"Mahapatra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2016,12,3]]},"reference":[{"issue":"11","key":"466_CR1","doi-asserted-by":"crossref","first-page":"2613","DOI":"10.1016\/j.microrel.2014.05.009","volume":"54","author":"B Alorda","year":"2014","unstructured":"B. Alorda, G. Torrens, S. Bota et al., Adaptive static and dynamic noise margin improvement in minimum-sized 6T-SRAM cells. Microelectron. Reliab. 54(11), 2613\u20132620 (2014)","journal-title":"Microelectron. Reliab."},{"issue":"6","key":"466_CR2","doi-asserted-by":"crossref","first-page":"642","DOI":"10.1016\/j.microrel.2009.03.016","volume":"49","author":"A Bansal","year":"2009","unstructured":"A. Bansal, R. Rao, J.J. Kim, S. Zafar et al., Impacts of NBTI and PBTI on SRAM static\/dynamic noise margins and cell failure probability. Microelectron. Reliab. 49(6), 642\u2013649 (2009)","journal-title":"Microelectron. Reliab."},{"key":"466_CR3","doi-asserted-by":"crossref","unstructured":"P. Elakkumanan, C. Thondapu, R. Sridhar, A gate leakage reduction strategy for sub-70 nm memory circuits, in Proceedings of IEEE workshop on Implementation of High Performance Circuits (DCAS-04, 2004), pp. 145-148","DOI":"10.1109\/DCAS.2004.1360446"},{"issue":"11","key":"466_CR4","doi-asserted-by":"crossref","first-page":"2577","DOI":"10.1109\/JSSC.2006.883344","volume":"41","author":"E Grossar","year":"2006","unstructured":"E. Grossar, M. Stucchi, K. Maex et al., Read stability and write ability analysis of SRAM cells for nanometer technologies. IEEE J. Solid State Circuits 41(11), 2577\u20132588 (2006)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"4","key":"466_CR5","doi-asserted-by":"crossref","first-page":"1145","DOI":"10.1109\/JSSC.2009.2014205","volume":"44","author":"S Hanson","year":"2009","unstructured":"S. Hanson, M. Seok, Y.-S. Lin et al., A low-voltage processor for sensing applications with picowatt standby mode. IEEE J. Solid State Circuits 44(4), 1145\u20131155 (2009)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"6","key":"466_CR6","doi-asserted-by":"crossref","first-page":"1247","DOI":"10.1016\/j.microrel.2012.01.003","volume":"52","author":"A Islam","year":"2012","unstructured":"A. Islam, M. Hasan, Variability aware low leakage reliable SRAM cell design technique. Microelectron. Reliab. 52(6), 1247\u20131252 (2012)","journal-title":"Microelectron. Reliab."},{"issue":"2","key":"466_CR7","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1109\/TVLSI.2010.2100834","volume":"20","author":"JP Kulkarni","year":"2012","unstructured":"J.P. Kulkarni, K. Roy, Ultralow-voltage process-variation-tolerant Schmitt\u2013Trigger-based SRAM design. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(2), 319\u2013332 (2012)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"466_CR8","doi-asserted-by":"crossref","unstructured":"S. Lin, Y.-B. Kim, F. Lombardi, A highly-stable nanometer memory for low-power design, in Proceedings of IEEE International Workshop on Design and Test of Nano Devices, Circuits and Systems, vol. 17 (2008), pp. 29\u201330","DOI":"10.1109\/NDCS.2008.10"},{"key":"466_CR9","doi-asserted-by":"crossref","unstructured":"B. Liu, Y. Hei, A low voltage SRAM sense amplifier with offset cancelling using digitized multiple body biasing, in Proceedings of 11th IEEE International Conference on ASIC (ASICON) (2015), pp. 1\u20134","DOI":"10.1109\/ASICON.2015.7516887"},{"issue":"4","key":"466_CR10","doi-asserted-by":"crossref","first-page":"488","DOI":"10.1109\/TVLSI.2007.915499","volume":"16","author":"Z Liu","year":"2008","unstructured":"Z. Liu, V. Kursun, Characterization of a novel nine transistor SRAM cell. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 16(4), 488\u2013492 (2008)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"466_CR11","doi-asserted-by":"crossref","unstructured":"F. Moradi, J. K. Madsen, Robust subthreshold 7T-SRAM cell for low-power applications, in Proceedings of IEEE International Midwest Symposium on Circuits and Systems (MWSCAS) (2014), pp. 893\u2013896","DOI":"10.1109\/MWSCAS.2014.6908559"},{"key":"466_CR12","doi-asserted-by":"crossref","unstructured":"Y. Morita, H. Fujiwara, H. Noguchi et al., An area-conscious low-voltage-oriented 8T-SRAM design under DVS environment, in Proceedings of Symposium VLSI Circuits (2007), pp. 256\u2013257","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"466_CR13","doi-asserted-by":"crossref","unstructured":"D. Nayak, D.P. Acharya, K. Mahapatra, Power efficient design of a novel SRAM cell with higher write ability. in Proceedings of IEEE India Conference (INDICON) (2015), pp. 1\u20136","DOI":"10.1109\/INDICON.2015.7443739"},{"key":"466_CR14","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1016\/j.sse.2016.09.016","volume":"126","author":"D Nayak","year":"2016","unstructured":"D. Nayak, D.P. Acharya, K. Mahapatra, An improved energy efficient SRAM cell for access over a wide frequency range. Solid State Electron. 126, 14\u201322 (2016)","journal-title":"Solid State Electron."},{"key":"466_CR15","unstructured":"H. Noguchi, S. Okumura, Y. Iguchi et al., Which is the best dual-port SRAM in 45-nm process technology?\u20148T, 10T single end, and 10T differential. in Proceedings of IEEE International Conference on Integrated Circuit Design Technology (2008), pp. 55\u201358"},{"key":"466_CR16","doi-asserted-by":"crossref","unstructured":"G. Prasad, G. Bhargav, C.S. Datta, Novel low power 10T SRAM cell on 90nm CMOS, in Proceedings of 2nd International Conference on Advances in Electrical, Electronics, Information, Communication and Bio-Informatics (AEEICB) (2016), pp. 109\u2013114","DOI":"10.1109\/AEEICB.2016.7538408"},{"key":"466_CR17","volume-title":"Digital Integrated Circuits","author":"JM Rabaey","year":"2003","unstructured":"J.M. Rabaey, A.P. Chandrakasan, B. Nikolic, Digital Integrated Circuits (Pearson, Upper Saddle River, 2003)"},{"issue":"10","key":"466_CR18","doi-asserted-by":"crossref","first-page":"1551","DOI":"10.1109\/TVLSI.2008.2004590","volume":"17","author":"G Razavipour","year":"2009","unstructured":"G. Razavipour, A. Afzali-Kusha, M. Pedram, Design and analysis of two low-power sram cell structures. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 17(10), 1551\u20131555 (2009)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"1","key":"466_CR19","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/TSM.2013.2295423","volume":"27","author":"PK Rout","year":"2014","unstructured":"P.K. Rout, D.P. Acharya, G. Panda, A multiobjective optimization based fast and robust design methodology for low power and low phase noise current starved VCO. IEEE Trans. Semicond. Manuf. 27(1), 43\u201350 (2014)","journal-title":"IEEE Trans. Semicond. Manuf."},{"issue":"5","key":"466_CR20","doi-asserted-by":"crossref","first-page":"748","DOI":"10.1109\/JSSC.1987.1052809","volume":"22","author":"E Seevinck","year":"1987","unstructured":"E. Seevinck, F.J. List, J. Lohstroh, Static-noise margin analysis of MOS SRAM cells. IEEE J. Solid State Circuits 22(5), 748\u2013754 (1987)","journal-title":"IEEE J. Solid State Circuits"},{"key":"466_CR21","unstructured":"A. Sil, S. Bakkamanthala, S. karlapud et al., Highly stable, dual-port, sub-threshold 7T SRAM cell for ultra-low power application, in Proceedings of IEEE International Conference on New Circuits and Systems Conference (NEWCAS) (2012), pp. 493\u2013496"},{"key":"466_CR22","doi-asserted-by":"crossref","unstructured":"A. Teman, Dynamic stability and noise margins of SRAM arrays in nanoscaled technologies, in IEEE Faible Tension Faible Consommation (FTFC) (2014), pp. 1\u20135","DOI":"10.1109\/FTFC.2014.6828617"},{"key":"466_CR23","unstructured":"N. Verma, A.P. Chandrakasan, A 65\u00a0nm 8T sub-Vt SRAM employing sense-amplifier redundancy, in Proceedings of IEEE International Solid State Circuits Conference (2007), pp. 328\u2013329"},{"key":"466_CR24","doi-asserted-by":"crossref","unstructured":"J. Wang, S. Nalam, B.H. Calhoun, Analyzing static and dynamic write margin for nanometer SRAMs, in Proceedings of International Symposium Low-Power Electron Design (2008), pp. 129\u2013134","DOI":"10.1145\/1393921.1393954"},{"issue":"6","key":"466_CR25","doi-asserted-by":"crossref","first-page":"815","DOI":"10.1016\/j.mejo.2014.02.020","volume":"45","author":"L Wen","year":"2014","unstructured":"L. Wen, Z. Duan, Y. Li et al., Analysis of a read disturb-free 9T SRAM cell with bit-interleaving capability. Microelectron. J. 45(6), 815\u2013824 (2014)","journal-title":"Microelectron. J."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-016-0466-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0466-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0466-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,16]],"date-time":"2019-09-16T06:36:35Z","timestamp":1568615795000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-016-0466-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,12,3]]},"references-count":25,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2017,8]]}},"alternative-id":["466"],"URL":"https:\/\/doi.org\/10.1007\/s00034-016-0466-5","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,12,3]]}}}