{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T16:34:41Z","timestamp":1771691681730,"version":"3.50.1"},"reference-count":13,"publisher":"Springer Science and Business Media LLC","issue":"9","license":[{"start":{"date-parts":[[2017,1,18]],"date-time":"2017-01-18T00:00:00Z","timestamp":1484697600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1007\/s00034-016-0485-2","type":"journal-article","created":{"date-parts":[[2017,1,18]],"date-time":"2017-01-18T06:29:50Z","timestamp":1484720990000},"page":"3549-3563","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":37,"title":["Phase Detector with Minimal Blind Zone and Reset Time for GSamples\/s DLLs"],"prefix":"10.1007","volume":"36","author":[{"given":"Mohammad","family":"Gholami","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,1,18]]},"reference":[{"issue":"9","key":"485_CR1","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/TCSII.2006.880030","volume":"53","author":"CT Charles","year":"2006","unstructured":"C.T. Charles, D.J. Allstot, A calibrated phase\/frequency detector for reference spur reduction in charge-pump PLLs. IEEE Trans. Circuits Syst II: Express Br. 53(9), 6\u2013822 (2006)","journal-title":"IEEE Trans. Circuits Syst II: Express Br."},{"issue":"5","key":"485_CR2","first-page":"8","volume":"57","author":"RY Chen","year":"2010","unstructured":"R.Y. Chen, Z.Y. Yang, Modeling the high-frequency degradation of phase\/frequency detectors. IEEE Trans. Circuits Syst II: Express Br. 57(5), 8\u2013394 (2010)","journal-title":"IEEE Trans. Circuits Syst II: Express Br."},{"issue":"12","key":"485_CR3","first-page":"40","volume":"57","author":"WH Chen","year":"2010","unstructured":"W.H. Chen, M.E. Inerowicz, B. Jung, Phase frequency detector with minimal blind zone for fast frequency acquisition. IEEE Trans. Circuits Syst II: Express Br. 57(12), 40\u2013936 (2010)","journal-title":"IEEE Trans. Circuits Syst II: Express Br."},{"issue":"7","key":"485_CR4","first-page":"916","volume":"29","author":"M Gholami","year":"2016","unstructured":"M. Gholami, Phase frequency detector using transmission gates for high speed applications. Int. J. Eng. Trans. A: Basics 29(7), 916 (2016)","journal-title":"Int. J. Eng. Trans. A: Basics"},{"issue":"6","key":"485_CR5","first-page":"9","volume":"24","author":"M Gholami","year":"2016","unstructured":"M. Gholami, Total jitter of delay-locked loops due to four main jitter sources. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(6), 9\u20132040 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"2","key":"485_CR6","doi-asserted-by":"crossref","first-page":"781","DOI":"10.1007\/s00034-012-9488-9","volume":"32","author":"M Gholami","year":"2013","unstructured":"M. Gholami, A novel low power architecture for DLL-based frequency synthesizers. Circuits Syst Signal Process. 32(2), 781\u2013801 (2013)","journal-title":"Circuits Syst Signal Process."},{"issue":"5","key":"485_CR7","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1007\/s00034-013-9584-5","volume":"32","author":"M Gholami","year":"2013","unstructured":"M. Gholami, G. Ardeshir, Analysis of DLL jitter due to voltage-controlled delay line. Circuits Syst Signal Process. 32(5), 35\u20132119 (2013)","journal-title":"Circuits Syst Signal Process."},{"key":"485_CR8","doi-asserted-by":"crossref","unstructured":"W.H. Lee ,J.D. Cho, S.D. Lee. A high speed and low power phase-frequency detector and charge-pump, in Design Automation Conference, 1999. Proceedings of the ASP-DAC\u201999. Asia and South Pacific (IEEE, 1999) pp. 269\u2013272","DOI":"10.1109\/ASPDAC.1999.760011"},{"key":"485_CR9","unstructured":"M. Mansuri , D. Liu , C.K. Yang . Fast frequency acquisition phase-frequency detectors for GSa\/s phase-locked loops, in Solid-State Circuits Conference, 2001. ESSCIRC 2001. Proceedings of the 27th European (IEEE, 2001), pp. 333\u2013336)"},{"issue":"4","key":"485_CR10","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1109\/4.58298","volume":"25","author":"M Soyuer","year":"1990","unstructured":"M. Soyuer, R.G. Meyer, Frequency limitations of a conventional phase-frequency detector. IEEE J. Solid-State Circuits 25(4), 22\u20131019 (1990)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"14","key":"485_CR11","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1049\/el.2015.0653","volume":"51","author":"J Strzelecki","year":"2015","unstructured":"J. Strzelecki, S. Ren, Near-zero dead zone phase frequency detector with wide input frequency difference. Electron. Lett. 51(14), 61\u20131059 (2015)","journal-title":"Electron. Lett."},{"issue":"8","key":"485_CR12","first-page":"9","volume":"40","author":"GY Tak","year":"2005","unstructured":"G.Y. Tak, S.B. Hyun, T.Y. Kang, B.G. Choi, S.S. Park, A, 6.3-9-ghz cmos fast settling pll for mb-ofdm uwb applications. IEEE J. Solid-State Circuits 40(8), 9\u20131671 (2005)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"9","key":"485_CR13","first-page":"22","volume":"19","author":"WJ Yun","year":"2011","unstructured":"W.J. Yun, H.W. Lee, D. Shin, S. Kim, A, 3.57 Gb\/s\/pin low jitter all-digital DLL with dual DCC circuit for GDDR3 DRAM in 54-nm CMOS technology. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(9), 22\u20131718 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-016-0485-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0485-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-016-0485-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,14]],"date-time":"2025-06-14T15:44:44Z","timestamp":1749915884000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-016-0485-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1,18]]},"references-count":13,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2017,9]]}},"alternative-id":["485"],"URL":"https:\/\/doi.org\/10.1007\/s00034-016-0485-2","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,1,18]]}}}