{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,14]],"date-time":"2025-06-14T21:40:03Z","timestamp":1749937203404,"version":"3.41.0"},"reference-count":41,"publisher":"Springer Science and Business Media LLC","issue":"9","license":[{"start":{"date-parts":[[2017,1,28]],"date-time":"2017-01-28T00:00:00Z","timestamp":1485561600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1007\/s00034-017-0493-x","type":"journal-article","created":{"date-parts":[[2017,1,28]],"date-time":"2017-01-28T11:03:43Z","timestamp":1485601423000},"page":"3799-3824","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Pipeline Reconfigurable DSP for Dynamically Reconfigurable Architectures"],"prefix":"10.1007","volume":"36","author":[{"given":"Rakesh","family":"Warrier","sequence":"first","affiliation":[]},{"given":"Wei","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Chan Hua","family":"Vun","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,1,28]]},"reference":[{"key":"493_CR1","unstructured":"Altera Corporation: Design Planning for Partial Reconfiguration (2013)"},{"key":"493_CR2","unstructured":"Altera Inc.: SV\u20135V1: Stratix V Device Handbook (2015)"},{"issue":"4","key":"493_CR3","doi-asserted-by":"crossref","first-page":"631","DOI":"10.1109\/TVLSI.2014.2317811","volume":"23","author":"A Ambede","year":"2015","unstructured":"A. Ambede, K. Smitha, A.P. Vinod, Flexible low complexity uniform and nonuniform digital filter banks with high frequency resolution for multistandard radios. IEEE Trans. Very Large Scale Integr. Syst. 23(4), 631\u2013641 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"493_CR4","doi-asserted-by":"crossref","unstructured":"V. Betz, J. Rose, VPR: a new packing, placement and routing tool for FPGA research. In Proceedings of International Conference on Field-Programmable Logic and Applications (FPL), pp. 213\u2013222 (1997)","DOI":"10.1007\/3-540-63465-7_226"},{"key":"493_CR5","volume-title":"Symmetry and Efficiency in Complex Fir Filters","author":"F Bruekers","year":"2009","unstructured":"F. Bruekers, Symmetry and Efficiency in Complex Fir Filters (Philips Research Laboratories, Eindhoven, 2009)"},{"key":"493_CR6","doi-asserted-by":"crossref","unstructured":"S. Cadambi, J. Weener, S.C. Goldstein, H. Schmit, D.E. Thomas, Managing pipeline-reconfigurable FPGAs. In: Proceedings of International Symposium on Field Programmable Gate Arrays (FPGA), pp. 55\u201364 (1998)","DOI":"10.1145\/275107.275120"},{"key":"493_CR7","doi-asserted-by":"crossref","unstructured":"T.K. Callaway, E.E. Swartzlander\u00a0Jr, Power-Delay Characteristics of CMOS Multipliers. In: Proceedings of Symposium on Computer Arithmetic, pp. 26\u201332 (1997)","DOI":"10.1109\/ARITH.1997.614876"},{"key":"493_CR8","doi-asserted-by":"crossref","unstructured":"W. Chong, S. Ogata, M. Hariyama, M. Kameyama, Architecture of a multi-context FPGA using reconfigurable context memory. In Proceedings of 19th IEEE International Parallel and Distributed Symposium, pp. 144a\u2013144a. (IEEE, 2005)","DOI":"10.1109\/IPDPS.2005.112"},{"key":"493_CR9","unstructured":"A. DeHon, Dynamically programmable gate arrays: a step toward increased computational density. In Proceedings of the Workshop on Field-Programmable Devices, pp. 47\u201354 (1996)"},{"key":"493_CR10","doi-asserted-by":"crossref","unstructured":"D. Deshpande, A.K. Somani, A. Tyagi, Configuration caching vs data caching for striped FPGAs. In Proceedings of International Symposium on Field Programmable Gate Arrays (FPGA), pp. 206\u2013214 (1999)","DOI":"10.1145\/296399.296461"},{"issue":"3","key":"493_CR11","doi-asserted-by":"crossref","first-page":"417","DOI":"10.1166\/jolpe.2014.1338","volume":"10","author":"S Dhabu","year":"2014","unstructured":"S. Dhabu, K.G. Smitha, A.P. Vinod, Design of reconfigurable filter bank architecture using improved coefficient decimation-interpolation-masking technique for multi-standard wireless communication receivers. J. Low Power Electron. 10(3), 417\u2013428 (2014)","journal-title":"J. Low Power Electron."},{"key":"493_CR12","doi-asserted-by":"crossref","unstructured":"I. Ghosh, A. Raghunathan, N.K. Jha, Hierarchical test generation and design for testability methods for ASPPs and ASIPs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 18(3), 357\u2013370 (1999)","DOI":"10.1109\/43.748165"},{"issue":"4","key":"493_CR13","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.839324","volume":"33","author":"SC Goldstein","year":"2000","unstructured":"S.C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, R.R. Taylor, PipeRench: a reconfigurable architecture and compiler. Computer 33(4), 70\u201377 (2000)","journal-title":"Computer"},{"key":"493_CR14","doi-asserted-by":"crossref","unstructured":"J.R. Hauser, J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor. In Proceedings of The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pp. 12\u201321 (IEEE, 1997)","DOI":"10.1109\/FPGA.1997.624600"},{"key":"493_CR15","doi-asserted-by":"crossref","unstructured":"T.T. Hoang, M. Sj\u00e4lander, P. Larsson-Edefors, High-speed, energy-efficient 2-cycle multiply-accumulate architecture. In Proceedings of International Conference on SOC (SOCC), pp. 119\u2013122 (2009)","DOI":"10.1109\/SOCCON.2009.5398079"},{"key":"493_CR16","doi-asserted-by":"crossref","unstructured":"M. H\u00fcbner, D. G\u00f6hringer, J. Noguera, J. Becker, Fast dynamic and partial reconfiguration data path with low hardware overhead on xilinx fpgas. In IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW), pp. 1\u20138 (IEEE, 2010)","DOI":"10.1109\/IPDPSW.2010.5470736"},{"key":"493_CR17","unstructured":"C. Lee, M. Potkonjak, W.H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems. In Proceedings of International Symposium on Microarchitecture, pp. 330\u2013335 (1997)"},{"issue":"4","key":"493_CR18","doi-asserted-by":"crossref","first-page":"479","DOI":"10.1016\/j.vlsi.2009.01.002","volume":"42","author":"SE Lee","year":"2009","unstructured":"S.E. Lee, N. Bagherzadeh, A variable frequency link for a power-aware network-on-chip (NoC). INTEGRATION VLSI J. 42(4), 479\u2013485 (2009)","journal-title":"INTEGRATION VLSI J."},{"issue":"10","key":"493_CR19","doi-asserted-by":"crossref","first-page":"1987","DOI":"10.1109\/TVLSI.2014.2360067","volume":"23","author":"T-J Lin","year":"2015","unstructured":"T.-J. Lin, W. Zhang, N.K. Jha, FDR 2.0: A low-power dynamically reconfigurable architecture and its FinFET implementation. IEEE Trans. Very Large Scale Integr. Syst. 23(10), 1987\u20132000 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"12","key":"493_CR20","doi-asserted-by":"crossref","first-page":"2607","DOI":"10.1109\/TVLSI.2013.2294694","volume":"22","author":"TJ Lin","year":"2014","unstructured":"T.J. Lin, W. Zhang, N.K. Jha, A fine-grain dynamically reconfigurable architecture aimed at reducing the FPGA-ASIC gaps. IEEE Trans. Very Large Scale Integr. Syst. 22(12), 2607\u20132620 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"493_CR21","doi-asserted-by":"crossref","unstructured":"L. Lingappan, S. Ravi, N.K. Jha, Satisfiability-based test generation for nonseparable RTL controller-datapath circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(3), 544\u2013557 (2006)","DOI":"10.1109\/TCAD.2005.853700"},{"key":"493_CR22","unstructured":"R. Lisanke, Logic Synthesis and Optimization Benchmarks User Guide: Version 2.0. Microelectronics Center of North Carolina (1988)"},{"key":"493_CR23","doi-asserted-by":"crossref","unstructured":"R. Mahesh, A.P. Vinod, New reconfigurable architectures for implementing FIR filters with low complexity. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(2), 275\u2013288 (2010)","DOI":"10.1109\/TCAD.2009.2035548"},{"key":"493_CR24","doi-asserted-by":"crossref","unstructured":"V.G. Moshnyaga, Reducing switching activity of subtraction via variable truncation of the most-significant bits. J. VLSI Signal Process. Syst. Signal Image Video Technol. 33(1\u20132), 75\u201382 (2003)","DOI":"10.1023\/A:1021193802261"},{"key":"493_CR25","doi-asserted-by":"crossref","unstructured":"P.G. Paulin, J.P. Knight, Force-directed scheduling for the behavioral synthesis of ASICs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 8(6), 661\u2013679 (1989)","DOI":"10.1109\/43.31522"},{"key":"493_CR26","unstructured":"Power Analysis Estimation of a Digital Design: A Quick Tutorial: (2011). http:\/\/www.vlsiip.com\/power\/"},{"issue":"5","key":"493_CR27","first-page":"3390","volume":"2","author":"HK Puttam","year":"2012","unstructured":"H.K. Puttam, P.S. Rao, N. Prasad, Implementation of low power and high speed multiplier-accumulator using SPST adder and verilog. Int. J. Mod. Eng. Res. 2(5), 3390\u20133397 (2012)","journal-title":"Int. J. Mod. Eng. Res."},{"key":"493_CR28","doi-asserted-by":"crossref","unstructured":"R. Sakthivel, K. Sravanthi, H.M. Kittur, Low power energy efficient pipelined multiply-accumulate architecture. In Proceedings of International Conference on Advances in Computing, Communications and Informatics, pp. 226\u2013231 (2012)","DOI":"10.1145\/2345396.2345434"},{"key":"493_CR29","doi-asserted-by":"crossref","unstructured":"S.M. Scalera, J.R. V\u00e1zquez, The design and implementation of a context switching FPGA. In Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, pp. 78\u201385 (IEEE, 1998)","DOI":"10.1109\/FPGA.1998.707884"},{"key":"493_CR30","doi-asserted-by":"crossref","unstructured":"M. Sj\u00e4lander, P. Larsson-Edefors, High-speed and low-power multipliers using the Baugh\u2013Wooley algorithm and HPM reduction tree. In Proceedings of International Conference on Electronics, Circuits and Systems (ICECS), pp. 33\u201336 (2008)","DOI":"10.1109\/ICECS.2008.4674784"},{"key":"493_CR31","unstructured":"Tabula, Technical Support: Spacetime architecture (2010)"},{"issue":"5","key":"493_CR32","doi-asserted-by":"crossref","first-page":"703","DOI":"10.1109\/JPROC.2003.811804","volume":"91","author":"S Tehrani","year":"2003","unstructured":"S. Tehrani, J.M. Slaughter, M. Deherrera, B.N. Engel, N.D. Rizzo, J. Salter, M. Durlam, R.W. Dave, J. Janesky, B. Butcher et al., Magnetoresistive random access memory using magnetic tunnel junctions. Proc. IEEE 91(5), 703\u2013714 (2003)","journal-title":"Proc. IEEE"},{"key":"493_CR33","doi-asserted-by":"crossref","unstructured":"K. Vipin, S.A. Fahmy, Architecture-aware reconfiguration-centric floorplanning for partial reconfiguration. In Reconfigurable Computing: Architectures, Tools and Applications, pp. 13\u201325 (Springer, 2012)","DOI":"10.1007\/978-3-642-28365-9_2"},{"key":"493_CR34","doi-asserted-by":"crossref","unstructured":"K. Vipin, S.A. Fahmy, Automated partitioning for partial reconfiguration design of adaptive systems. In Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW), 2013 IEEE 27th International, pp. 172\u2013181 (IEEE, 2013)","DOI":"10.1109\/IPDPSW.2013.119"},{"key":"493_CR35","doi-asserted-by":"crossref","unstructured":"R. Warrier, L. Hao, W. Zhang, Reconfigurable DSP block design for dynamically reconfigurable architecture. In Proceedings of International Symposium on Circuits and Systems (ISCAS), pp. 2551\u20132554 (2014)","DOI":"10.1109\/ISCAS.2014.6865693"},{"key":"493_CR36","doi-asserted-by":"crossref","unstructured":"R. Warrier, C. Vun, W. Zhang, A low-power pipelined MAC architecture using Baugh-Wooley based multiplier. In Proceedings of Global Conference on Consumer Electronics (GCCE), pp. 505\u2013506 (IEEE, 2014)","DOI":"10.1109\/GCCE.2014.7031169"},{"key":"493_CR37","unstructured":"Xilinx Inc.: UG369: Virtex-6 FPGA DSP48E1 Slice User Guide (2011)"},{"issue":"3","key":"493_CR38","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1145\/1568485.1568487","volume":"5","author":"W Zhang","year":"2009","unstructured":"W. Zhang, N.K. Jha, L. Shang, A hybrid nano\/CMOS dynamically reconfigurable system\u2013part II: design optimization flow. ACM J. Emerg. Technol. Comput. Syst. 5(3), 13 (2009)","journal-title":"ACM J. Emerg. Technol. Comput. Syst."},{"issue":"4","key":"493_CR39","first-page":"16","volume":"5","author":"W Zhang","year":"2009","unstructured":"W. Zhang, N.K. Jha, L. Shang, A hybrid nano\/CMOS dynamically reconfigurable system\u2013part I: architecture. ACM J. Emerg. Technol. Comput. Syst. 5(4), 16 (2009)","journal-title":"ACM J. Emerg. Technol. Comput. Syst."},{"issue":"4","key":"493_CR40","first-page":"17","volume":"5","author":"W Zhang","year":"2009","unstructured":"W. Zhang, N.K. Jha, L. Shang, Design space exploration and data memory architecture design for a hybrid nano\/CMOS dynamically reconfigurable architecture. ACM J. Emerg. Tech. Comput. Syst. (JETC) 5(4), 17 (2009)","journal-title":"ACM J. Emerg. Tech. Comput. Syst. (JETC)"},{"issue":"3","key":"493_CR41","doi-asserted-by":"crossref","first-page":"10","DOI":"10.1145\/1777401.1777403","volume":"6","author":"W Zhang","year":"2010","unstructured":"W. Zhang, N.K. Jha, L. Shang, Low-power 3D nano\/CMOS hybrid dynamically deconfigurable architecture. ACM J. Emerg. Technol. Comput. Syst. 6(3), 10 (2010)","journal-title":"ACM J. Emerg. Technol. Comput. Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-017-0493-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0493-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0493-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,14]],"date-time":"2025-06-14T21:13:07Z","timestamp":1749935587000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-017-0493-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,1,28]]},"references-count":41,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2017,9]]}},"alternative-id":["493"],"URL":"https:\/\/doi.org\/10.1007\/s00034-017-0493-x","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2017,1,28]]}}}