{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:02:47Z","timestamp":1740135767629,"version":"3.37.3"},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2017,3,11]],"date-time":"2017-03-11T00:00:00Z","timestamp":1489190400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1007\/s00034-017-0534-5","type":"journal-article","created":{"date-parts":[[2017,3,11]],"date-time":"2017-03-11T01:32:28Z","timestamp":1489195948000},"page":"4309-4325","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Design of Low-Power Voltage Scalable Arithmetic Units with Perfect Timing Error Cancelation"],"prefix":"10.1007","volume":"36","author":[{"given":"Ik Joon","family":"Chang","sequence":"first","affiliation":[]},{"given":"Sang Yoon","family":"Park","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3733-0148","authenticated-orcid":false,"given":"Jun Won","family":"Choi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,3,11]]},"reference":[{"issue":"6","key":"534_CR1","doi-asserted-by":"crossref","first-page":"1328","DOI":"10.1109\/TVLSI.2013.2271838","volume":"22","author":"RA Abdallah","year":"2014","unstructured":"R.A. Abdallah, N.R. Shanbhag, Reduced energy at the minimum energy operating point via statistical error compensation. IEEE Trans. VLSI Syst. 22(6), 1328\u20131337 (2014)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"534_CR2","doi-asserted-by":"crossref","unstructured":"I. Abdelghany, W. Saab, T. Sakakini, A.A. Yassine, A. Chehab, A. Kayssi, I.H. Elhajj, Energy-efficient truncated multipliers, in Proceedings of International Conference on Energy Aware Computing Systems and Applications, 2013, pp. 34\u201339","DOI":"10.1109\/ICEAC.2013.6737633"},{"issue":"12","key":"534_CR3","doi-asserted-by":"crossref","first-page":"1045","DOI":"10.1109\/T-C.1973.223648","volume":"C\u201322","author":"CR Baugh","year":"1973","unstructured":"C.R. Baugh, B.A. Wooley, A two\u2019s complement parallel array multiplication algorithm. IEEE Trans. Comput. C\u201322(12), 1045\u20131047 (1973)","journal-title":"IEEE Trans. Comput."},{"key":"534_CR4","unstructured":"K. Cao, Predictive technology model (2012), http:\/\/ptm.asu.edu\/"},{"issue":"4","key":"534_CR5","doi-asserted-by":"crossref","first-page":"498","DOI":"10.1109\/5.371964","volume":"83","author":"AP Chandrakasan","year":"1995","unstructured":"A.P. Chandrakasan, R.W. Brodersen, J.I. Mars, Minimizing power consumption in digital cmos circuits. Proc. IEEE 83(4), 498\u2013523 (1995)","journal-title":"Proc. IEEE"},{"issue":"2","key":"534_CR6","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1109\/TCSVT.2011.2105550","volume":"21","author":"IJ Chang","year":"2011","unstructured":"I.J. Chang, D. Mohapatra, K. Roy, A priority-based 6t\/8t hybrid SRAM architecture for aggressive voltage scaling in video applications. IEEE Trans. Circuits Syst. Video Technol. 21(2), 101\u2013112 (2011)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"10","key":"534_CR7","doi-asserted-by":"crossref","first-page":"5084","DOI":"10.1109\/TSP.2007.896072","volume":"55","author":"JW Choi","year":"2007","unstructured":"J.W. Choi, B. Shim, A.C. Singer, N.I. Cho, Low-power filtering via minimum power soft error cancellation. IEEE Trans. Signal Process. 55(10), 5084\u20135096 (2007)","journal-title":"IEEE Trans. Signal Process."},{"issue":"3","key":"534_CR8","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1049\/iet-cds.2014.0167","volume":"9","author":"V Dokania","year":"2015","unstructured":"V. Dokania, A. Islam, Circuit-level design technique to mitigate impact of process, voltage and temperature variations in complementary metal-oxide semiconductor full adder cells. IET Circuits Devices Syst. 9(3), 204\u2013212 (2015)","journal-title":"IET Circuits Devices Syst."},{"key":"534_CR9","doi-asserted-by":"crossref","unstructured":"D. Ernst, N.S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, T. Mudge, Razor: a low-power pipeline based on circuit-level timing speculation, in Proceedings of IEEE International Symposium on Microarchitecture, 2003, pp. 7\u201318","DOI":"10.1109\/MICRO.2003.1253179"},{"issue":"9","key":"534_CR10","doi-asserted-by":"crossref","first-page":"1301","DOI":"10.1109\/TVLSI.2009.2022531","volume":"18","author":"S Ghosh","year":"2010","unstructured":"S. Ghosh, D. Mohapatra, G. Karakonstantis, K. Roy, Voltage scalable high-speed robust hybrid arithmetic units using adaptive clocking. IEEE Trans. VLSI Syst. 18(9), 1301\u20131309 (2010)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"534_CR11","doi-asserted-by":"crossref","unstructured":"S.K. Gonugondla, B. Shim, N.R. Shanbhag, Perfect error compensation via algorithmic error cancellation, in Proceedings of IEEE ICASSP, 2016, pp. 966\u2013970","DOI":"10.1109\/ICASSP.2016.7471819"},{"issue":"1","key":"534_CR12","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/92.820758","volume":"8","author":"G Gupta","year":"2000","unstructured":"G. Gupta, F.N. Najm, Power modeling for high-level power estimation. IEEE Trans. VLSI Syst. 8(1), 18\u201329 (2000)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"1","key":"534_CR13","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1109\/TCAD.2012.2217962","volume":"32","author":"V Gupta","year":"2013","unstructured":"V. Gupta, D. Mohapatra, A. Raghunathan, K. Roy, Low-power digital signal processing using approximate adders. IEEE Trans. Comput. Aided Des. Intergr. Circuits Syst. 32(1), 124\u2013137 (2013)","journal-title":"IEEE Trans. Comput. Aided Des. Intergr. Circuits Syst."},{"issue":"6","key":"534_CR14","doi-asserted-by":"crossref","first-page":"813","DOI":"10.1109\/92.974895","volume":"9","author":"R Hegde","year":"2001","unstructured":"R. Hegde, N. Shanbhag, Soft digital signal processing. IEEE Trans. VLSI Syst. 9(6), 813\u2013823 (2001)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"534_CR15","doi-asserted-by":"crossref","unstructured":"E.P. Kim, D.J. Baker, S. Narayanan, D.L. Jones, N.R. Shanbhag, Low power and error resilent PN code acquisition filter via statistical error compensation, in Proceedings of IEEE Custom Integrated Circuits Conference, 2011, pp. 1\u20134","DOI":"10.1109\/CICC.2011.6055397"},{"issue":"3","key":"534_CR16","doi-asserted-by":"crossref","first-page":"897","DOI":"10.1109\/TVLSI.2015.2437331","volume":"24","author":"EP Kim","year":"2016","unstructured":"E.P. Kim, J. Choi, N.R. Shanbhag, R.A. Rutenbar, Error resilient and energy efficient MRF message-passing-based stereo matching. IEEE Trans. VLSI Syst. 24(3), 897\u2013908 (2016)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"534_CR17","doi-asserted-by":"crossref","unstructured":"E.P. Kim, N.R. Shanbhag, Energy-efficient LDPC decoders based on error-resiliency, in Proceedings of IEEE Workshop on Signal Processing Systems, 2012, pp. 149\u2013154","DOI":"10.1109\/SiPS.2012.60"},{"key":"534_CR18","doi-asserted-by":"crossref","unstructured":"X. Liang, G.Y. Wei, D. Brooks, Revival: a variation-tolerant architecture using voltage interpolation and variable latency, in Proceedings of IEEE Symposium on Computer Architecture, 2008, pp. 191\u2013202","DOI":"10.1145\/1394608.1382138"},{"issue":"3","key":"534_CR19","doi-asserted-by":"crossref","first-page":"343","DOI":"10.1109\/JETCAS.2011.2165749","volume":"1","author":"R Liu","year":"2011","unstructured":"R. Liu, K.K. Parhi, Power reduction in frequency-selective FIR filters under voltage overscaling. IEEE J. Emerg. Sel. Top. Circuits Syst. 1(3), 343\u2013356 (2011)","journal-title":"IEEE J. Emerg. Sel. Top. Circuits Syst."},{"issue":"3","key":"534_CR20","doi-asserted-by":"crossref","first-page":"395","DOI":"10.1109\/4.494201","volume":"31","author":"JT Ludwig","year":"1996","unstructured":"J.T. Ludwig, S.H. Nawab, A.P. Chandrakasan, Low-power digital filtering using approximate processing. IEEE J. Solid State Circuits 31(3), 395\u2013400 (1996)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"8","key":"534_CR21","doi-asserted-by":"crossref","first-page":"4416","DOI":"10.1109\/TSP.2010.2049567","volume":"58","author":"S Narayanan","year":"2010","unstructured":"S. Narayanan, G.V. Varatkar, D.L. Jones, N.R. Shanbhag, Computation as estimation: a general framework for robustness and energy efficiency in socs. IEEE Trans. Signal Process. 58(8), 4416\u20134421 (2010)","journal-title":"IEEE Trans. Signal Process."},{"issue":"9","key":"534_CR22","doi-asserted-by":"crossref","first-page":"1313","DOI":"10.1109\/TC.2010.277","volume":"60","author":"MM Nisar","year":"2011","unstructured":"M.M. Nisar, A. Chatterjee, Guided probabilistic checksums for error control in low-power digital filters. IEEE Trans. Comput. 60(9), 1313\u20131326 (2011)","journal-title":"IEEE Trans. Comput."},{"issue":"5","key":"534_CR23","doi-asserted-by":"crossref","first-page":"497","DOI":"10.1109\/TVLSI.2004.826201","volume":"12","author":"B Shim","year":"2004","unstructured":"B. Shim, S.R. Sridhara, N.R. Shanbhag, Reliable low-power digital signal processing via reduced precision redundancy. IEEE Trans. VLSI Syst. 12(5), 497\u2013510 (2004)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"1","key":"534_CR24","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","volume":"EC\u201313","author":"CS Wallace","year":"1964","unstructured":"C.S. Wallace, A suggestion for a fast multiplier. IEEE Trans. Electron. Comput. EC\u201313(1), 14\u201317 (1964)","journal-title":"IEEE Trans. Electron. Comput."},{"issue":"6","key":"534_CR25","doi-asserted-by":"crossref","first-page":"457","DOI":"10.1049\/iet-cds.2012.0002","volume":"6","author":"L Wen","year":"2012","unstructured":"L. Wen, Z. Li, Y. Li, High-performance dynamic circuit techniques with improved noise immunity for address decoders. IET Circuits Devices Syst. 6(6), 457\u2013464 (2012)","journal-title":"IET Circuits Devices Syst."},{"key":"534_CR26","doi-asserted-by":"crossref","unstructured":"J. Zhang, F. Yuan, R. Ye, Q. Xu, Forter: a forward error correction scheme for timing error resilience, in Proceedings of IEEE International Conference on Computer-Aided Design, 2013, pp. 55\u201360","DOI":"10.1109\/ICCAD.2013.6691097"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-017-0534-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0534-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0534-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,19]],"date-time":"2019-09-19T12:34:37Z","timestamp":1568896477000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-017-0534-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3,11]]},"references-count":26,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2017,11]]}},"alternative-id":["534"],"URL":"https:\/\/doi.org\/10.1007\/s00034-017-0534-5","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2017,3,11]]}}}