{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T00:25:42Z","timestamp":1771633542467,"version":"3.50.1"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2017,4,17]],"date-time":"2017-04-17T00:00:00Z","timestamp":1492387200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1007\/s00034-017-0559-9","type":"journal-article","created":{"date-parts":[[2017,4,17]],"date-time":"2017-04-17T11:38:44Z","timestamp":1492429124000},"page":"383-407","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["An Unified Architecture for Single, Double, Double-Extended, and Quadruple Precision Division"],"prefix":"10.1007","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8722-508X","authenticated-orcid":false,"given":"Manish Kumar","family":"Jaiswal","sequence":"first","affiliation":[]},{"given":"Hayden K.-H.","family":"So","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,4,17]]},"reference":[{"key":"559_CR1","doi-asserted-by":"publisher","unstructured":"E. Antelo, T. Lang, P. Montuschi, A. Nannarelli, Low latency digit-recurrence reciprocal and square-root reciprocal algorithm and architecture, in 17th IEEE Symposium on Computer Arithmetic (2005), pp. 147\u2013154. doi: 10.1109\/ARITH.2005.29","DOI":"10.1109\/ARITH.2005.29"},{"issue":"20","key":"559_CR2","doi-asserted-by":"publisher","first-page":"10106","DOI":"10.1016\/j.amc.2012.03.087","volume":"218","author":"DH Bailey","year":"2012","unstructured":"D.H. Bailey, R. Barrio, J.M. Borwein, High-precision computation: mathematical physics and dynamics. Appl. Math. Comput. 218(20), 10106\u201310121 (2012). doi: 10.1016\/j.amc.2012.03.087","journal-title":"Appl. Math. Comput."},{"key":"559_CR3","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1145\/1926367.1926380","volume":"38","author":"S Banescu","year":"2011","unstructured":"S. Banescu, F. de Dinechin, B. Pasca, R. Tudoran, Multipliers for floating-point double precision and beyond on FPGAs. SIGARCH Comput. Archit. News 38, 73\u201379 (2011). doi: 10.1145\/1926367.1926380","journal-title":"SIGARCH Comput. Archit. News"},{"key":"559_CR4","first-page":"349","volume":"34","author":"L Dadda","year":"1965","unstructured":"L. Dadda, Some schemes for parallel multipliers. Alta Freq. 34, 349\u2013356 (1965)","journal-title":"Alta Freq."},{"issue":"1","key":"559_CR5","doi-asserted-by":"crossref","first-page":"42","DOI":"10.29292\/jics.v5i1.309","volume":"5","author":"MM Daniel","year":"2010","unstructured":"M.M. Daniel, F.S. Diego, H.L. Carlos, A.R. Mauricio, Tradeoff of FPGA design of a floating-point library for arithmeitic operators. J. Integr. Circuits Syst. 5(1), 42\u201352 (2010)","journal-title":"J. Integr. Circuits Syst."},{"key":"559_CR6","doi-asserted-by":"publisher","unstructured":"F. de\u00a0Dinechin, Large multipliers with fewer DSP blocks, in International Conference on Field Programmable Logic and Applications (2009), pp. 250\u2013255. doi: 10.1109\/FPL.2009.5272296","DOI":"10.1109\/FPL.2009.5272296"},{"issue":"1","key":"559_CR7","doi-asserted-by":"publisher","first-page":"207","DOI":"10.1016\/j.nima.2005.11.140","volume":"559","author":"F Dinechin de","year":"2006","unstructured":"F. de Dinechin, G. Villard, High precision numerical accuracy in physics research. Nucl. Instrum. Methods Phys. Res. A 559(1), 207\u2013210 (2006). doi: 10.1016\/j.nima.2005.11.140","journal-title":"Nucl. Instrum. Methods Phys. Res. A"},{"key":"559_CR8","doi-asserted-by":"publisher","unstructured":"P. Diniz, G. Govindu, Design of a field-programmable dual-precision floating-point arithmetic unit, in Field Programmable Logic and Applications, 2006. FPL \u201906. International Conference on (2006), pp. 1\u20134. doi: 10.1109\/FPL.2006.311302","DOI":"10.1109\/FPL.2006.311302"},{"key":"559_CR9","doi-asserted-by":"publisher","unstructured":"Y. Dou, Y. Lei, G. Wu, S. Guo, J. Zhou, L. Shen, FPGA accelerating double\/quad-double high precision floating-point applications for ExaScale computing, in ICS \u201910: Proceedings of the 24th ACM International Conference on Supercomputing (ACM, New York, 2010), pp. 325\u2013336. doi: 10.1145\/1810085.1810129","DOI":"10.1145\/1810085.1810129"},{"key":"559_CR10","doi-asserted-by":"crossref","unstructured":"X. Fang, M. Leeser, Vendor agnostic, high performance, double precision floating point division for FPGAs, in The 17th IEEE High Performance Extreme Computing (HPEC) (Waltham, 2013)","DOI":"10.1109\/HPEC.2013.6670335"},{"key":"559_CR11","unstructured":"R.E. Goldschmidt, Application of division by convergence. Master\u2019s thesis, Massachusetts Institute of Technology (1964)"},{"issue":"1","key":"559_CR12","doi-asserted-by":"publisher","first-page":"115","DOI":"10.1109\/TVLSI.2007.891099","volume":"15","author":"KS Hemmert","year":"2007","unstructured":"K.S. Hemmert, K.D. Underwood, Floating-point divider design for FPGAs. IEEE Trans. Very Large Scale Integr. Syst. 15(1), 115\u2013118 (2007). doi: 10.1109\/TVLSI.2007.891099","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"559_CR13","doi-asserted-by":"publisher","unstructured":"IEEE standard for floating-point arithmetic, IEEE Std 754-2008, 1\u201370 (2008). doi: 10.1109\/IEEESTD.2008.4610935","DOI":"10.1109\/IEEESTD.2008.4610935"},{"key":"559_CR14","doi-asserted-by":"publisher","unstructured":"A. Isseven, A. Akka\u015f, A dual-mode quadruple precision floating-point divider, in Signals, Systems and Computers, 2006. ACSSC \u201906. Fortieth Asilomar Conference on (2006), pp. 1697\u20131701. doi: 10.1109\/ACSSC.2006.355050","DOI":"10.1109\/ACSSC.2006.355050"},{"issue":"11","key":"559_CR15","doi-asserted-by":"publisher","first-page":"3499","DOI":"10.1007\/s00034-014-9811-8","volume":"33","author":"MK Jaiswal","year":"2014","unstructured":"M.K. Jaiswal, R. Cheung, M. Balakrishnan, K. Paul, Series expansion based efficient architectures for double precision floating point division. Circuits Syst. Signal Process. 33(11), 3499\u20133526 (2014). doi: 10.1007\/s00034-014-9811-8","journal-title":"Circuits Syst. Signal Process."},{"key":"559_CR16","doi-asserted-by":"publisher","unstructured":"M.K. Jaiswal, R.C.C. Cheung, Area-efficient architectures for large integer and quadruple precision floating point multipliers, in The 20th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. IEEE Computer Society, Los Alamitos, CA, USA (2012), pp. 25\u201328. doi: 10.1109\/FCCM.2012.14","DOI":"10.1109\/FCCM.2012.14"},{"key":"559_CR17","doi-asserted-by":"publisher","unstructured":"M.K. Jaiswal, H.K.H. So, architecture for quadruple precision floating point division with multi-precision support, in 2016 IEEE 27th International Conference on Application-specific Systems, Architectures and Processors (ASAP) (2016), pp. 239\u2013240. doi: 10.1109\/ASAP.2016.7760807","DOI":"10.1109\/ASAP.2016.7760807"},{"key":"559_CR18","doi-asserted-by":"publisher","unstructured":"M.K. Jaiswal, H.K.H. So, Taylor series based architecture for quadruple precision floating point division, in 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (2016), pp. 518\u2013523. doi: 10.1109\/ISVLSI.2016.10","DOI":"10.1109\/ISVLSI.2016.10"},{"issue":"4","key":"559_CR19","doi-asserted-by":"publisher","first-page":"489","DOI":"10.1109\/TC.2004.1268407","volume":"53","author":"JC Jeong","year":"2004","unstructured":"J.C. Jeong, W.C. Park, W. Jeong, T.D. Han, M.K. Lee, A cost-effective pipelined divider with a small lookup table. IEEE Trans. Comput. 53(4), 489\u2013495 (2004). doi: 10.1109\/TC.2004.1268407","journal-title":"IEEE Trans. Comput."},{"key":"559_CR20","first-page":"293","volume":"145","author":"A Karatsuba","year":"1962","unstructured":"A. Karatsuba, Y. Ofman, Multiplication of many-digital numbers by automatic computers. Proc. USSR Acad. Sci. 145, 293\u2013294 (1962)","journal-title":"Proc. USSR Acad. Sci."},{"issue":"8","key":"559_CR21","doi-asserted-by":"publisher","first-page":"786","DOI":"10.1109\/TC.1973.5009159","volume":"C\u201322","author":"PM Kogge","year":"1973","unstructured":"P.M. Kogge, H.S. Stone, A parallel algorithm for the efficient solution of a general class of recurrence equations. IEEE Trans. Comput. C\u201322(8), 786\u2013793 (1973). doi: 10.1109\/TC.1973.5009159","journal-title":"IEEE Trans. Comput."},{"issue":"8","key":"559_CR22","doi-asserted-by":"publisher","first-page":"833","DOI":"10.1109\/12.609274","volume":"46","author":"SF Obermann","year":"1997","unstructured":"S.F. Obermann, M.J. Flynn, Division algorithms and implementations. IEEE Trans. Comput. 46(8), 833\u2013854 (1997). doi: 10.1109\/12.609274","journal-title":"IEEE Trans. Comput."},{"key":"559_CR23","doi-asserted-by":"publisher","unstructured":"B. Pasca, Correctly rounded floating-point division for dsp-enabled fpgas, in Field Programmable Logic and Applications (FPL), 2012 22nd International Conference on (2012), pp. 249 \u2013254. doi: 10.1109\/FPL.2012.6339189","DOI":"10.1109\/FPL.2012.6339189"},{"issue":"3","key":"559_CR24","doi-asserted-by":"publisher","first-page":"16:1","DOI":"10.1145\/1839480.1839486","volume":"3","author":"X Wang","year":"2010","unstructured":"X. Wang, M. Leeser, Vfloat: a variable precision fixed- and floating-point library for reconfigurable hardware. ACM Trans. Reconfig. Technol. Syst. 3(3), 16:1\u201316:34 (2010). doi: 10.1145\/1839480.1839486","journal-title":"ACM Trans. Reconfig. Technol. Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-017-0559-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0559-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0559-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,27]],"date-time":"2022-07-27T14:47:40Z","timestamp":1658933260000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-017-0559-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,17]]},"references-count":24,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2018,1]]}},"alternative-id":["559"],"URL":"https:\/\/doi.org\/10.1007\/s00034-017-0559-9","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,4,17]]}}}