{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,6]],"date-time":"2024-07-06T00:12:10Z","timestamp":1720224730071},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2017,5,13]],"date-time":"2017-05-13T00:00:00Z","timestamp":1494633600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"name":"ABV-IIITM"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1007\/s00034-017-0571-0","type":"journal-article","created":{"date-parts":[[2017,5,13]],"date-time":"2017-05-13T07:55:13Z","timestamp":1494662113000},"page":"475-499","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":12,"title":["A State-of-the-Art Current Mirror-Based Reliable Wide Fan-in FinFET Domino OR Gate Design"],"prefix":"10.1007","volume":"37","author":[{"given":"Vikas","family":"Mahor","sequence":"first","affiliation":[]},{"given":"Manisha","family":"Pattanaik","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,5,13]]},"reference":[{"issue":"2","key":"571_CR1","doi-asserted-by":"crossref","first-page":"272","DOI":"10.1016\/j.vlsi.2013.08.005","volume":"47","author":"M Asyaei","year":"2014","unstructured":"M. Asyaei, A. Peiravi, Low power wide gates for modern power efficient processors. VLSI J. Integr. 47(2), 272\u2013283 (2014)","journal-title":"VLSI J. Integr."},{"issue":"5","key":"571_CR2","doi-asserted-by":"crossref","first-page":"633","DOI":"10.1109\/4.997857","volume":"37","author":"A Alvandpour","year":"2002","unstructured":"A. Alvandpour et al., A sub-130-nm conditional keeper technique. IEEE J. Solid-State Circuits 37(5), 633\u2013638 (2002)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"11","key":"571_CR3","doi-asserted-by":"crossref","first-page":"1975","DOI":"10.1109\/TVLSI.2012.2227850","volume":"21","author":"AN Bhoj","year":"2013","unstructured":"A.N. Bhoj, N.K. Jha, Design of logic gates and flip-flops in high-performance FinFET technology. IEEE Trans. Very Large Scale Integration (VLSI) Syst. 21(11), 1975\u20131988 (2013)","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Syst."},{"key":"571_CR4","unstructured":"J. Dick, Intel Ivy bridge unveiled the first commercial tri-gate, high-k, metal-gate CPU, in 2012 IEEE Custom Integrated Circuits Conference (CICC) (2012)"},{"issue":"11","key":"571_CR5","doi-asserted-by":"crossref","first-page":"1567","DOI":"10.1109\/TVLSI.2009.2025591","volume":"18","author":"HF Dadgour","year":"2010","unstructured":"H.F. Dadgour, K. Banerjee, A novel variation-tolerant keeper architecture for high-performance low-power wide fan-in dynamic OR gates. IEEE Trans. Very Large Scale Integration (VLSI) Syst. 18(11), 1567\u20131577 (2010)","journal-title":"IEEE Trans. Very Large Scale Integration (VLSI) Syst."},{"issue":"10","key":"571_CR6","doi-asserted-by":"crossref","first-page":"1718","DOI":"10.1109\/JPROC.2010.2057230","volume":"98","author":"S Ghosh","year":"2010","unstructured":"S. Ghosh, K. Roy, Parameter variation tolerance and error resiliency: new design paradigm for the nanoscale era. Proc. IEEE 98(10), 1718\u20131751 (2010)","journal-title":"Proc. IEEE"},{"key":"571_CR7","doi-asserted-by":"crossref","unstructured":"D. Ghai et. al., Variability-aware design of double gate FinFET-based current mirrors, in Proceedings of the 24th Edition of the Great Lakes Symposium on VLSI (ACM, 2014)","DOI":"10.1145\/2591513.2591583"},{"issue":"10","key":"571_CR8","doi-asserted-by":"crossref","first-page":"672","DOI":"10.1109\/TCSII.2011.2164147","volume":"58","author":"C Huang","year":"2011","unstructured":"C. Huang, T. Wu, Y. Wang, Adaptive pseudo dual keeper for wide fan-in dynamic circuits. IEEE Trans. Circuits Syst. II: Express Briefs 58(10), 672\u2013676 (2011)","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"8","key":"571_CR9","doi-asserted-by":"crossref","first-page":"2134","DOI":"10.1109\/TED.2008.925937","volume":"55","author":"HR Khan","year":"2008","unstructured":"H.R. Khan, D. Mamaluy, D. Vasileska, Simulation of the impact of process variation on the optimized 10-nm FinFET. IEEE Trans. Electron Devices 55(8), 2134\u20132141 (2008)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"8","key":"571_CR10","doi-asserted-by":"crossref","first-page":"2019","DOI":"10.1109\/TED.2012.2198065","volume":"59","author":"S Khandelwal","year":"2012","unstructured":"S. Khandelwal et al., BSIM-IMG: a compact model for ultrathin-body SOI MOSFETs with back-gate control. IEEE Trans. Electron Devices 59(8), 2019\u20132026 (2012)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"11","key":"571_CR11","doi-asserted-by":"crossref","first-page":"27852793","DOI":"10.1109\/TED.2010.2065170","volume":"57","author":"M Kang","year":"2010","unstructured":"M. Kang et al., FinFET SRAM optimization with fin thickness and surface orientation. IEEE Trans. Electron Devices 57(11), 27852793 (2010)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"8","key":"571_CR12","doi-asserted-by":"crossref","first-page":"2057","DOI":"10.1109\/TED.2012.2199499","volume":"59","author":"G Leung","year":"2012","unstructured":"G. Leung et al., Device-and circuit-level variability caused by line edge roughness for sub-32-nm FinFET technologies. IEEE Trans. Electron Devices 59(8), 2057\u20132063 (2012)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"1","key":"571_CR13","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1109\/JSSC.2006.885051","volume":"42","author":"Y Lih","year":"2007","unstructured":"Y. Lih, N. Tzartzanis, W. Walker, A leakage current replica keeper for dynamic circuits. IEEE J. Solid-State Circuits 42(1), 48\u201355 (2007)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"571_CR14","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1166\/jolpe.2015.1382","volume":"11","author":"V Mahor","year":"2015","unstructured":"V. Mahor, M. Pattanaik, Novel NBTI aware approach for low power FinFET based wide fan-in domino logic. J. Low Power Electron. 11(2), 225\u2013235 (2015)","journal-title":"J. Low Power Electron."},{"issue":"05","key":"571_CR15","doi-asserted-by":"crossref","first-page":"1550073","DOI":"10.1142\/S0218126615500735","volume":"24","author":"V Mahor","year":"2015","unstructured":"V. Mahor, M. Pattanaik, Low leakage and highly noise immune FinFET-based wide fan-in dynamic logic design. J. Circuits Syst. Comput. 24(05), 1550073 (2015)","journal-title":"J. Circuits Syst. Comput."},{"issue":"9","key":"571_CR16","doi-asserted-by":"crossref","first-page":"2046","DOI":"10.1109\/TED.2005.855063","volume":"52","author":"M Masahara","year":"2005","unstructured":"M. Masahara et al., Demonstration, analysis, and device design considerations for independent DG MOSFETs. IEEE Trans. Electron Devices 52(9), 2046\u20132053 (2005)","journal-title":"IEEE Trans. Electron Devices"},{"key":"571_CR17","unstructured":"I.T.R.S. Roadmap, International technology roadmap for semiconductors executive summary (Semiconductor Industry Association, 2009)"},{"key":"571_CR18","unstructured":"Synopsys Design, User manuals for synopsys toolset version 2015.05-1 (Synopsys Inc, 2015)"},{"issue":"2","key":"571_CR19","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1109\/4.52187","volume":"25","author":"T Sakurai","year":"1990","unstructured":"T. Sakurai, A.R. Newton, Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE J. Solid-State Circuits 25(2), 584\u2013594 (1990)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"571_CR20","doi-asserted-by":"crossref","first-page":"2614","DOI":"10.1016\/j.microrel.2015.07.050","volume":"55","author":"K Usman","year":"2015","unstructured":"K. Usman, A. Mastrandrea, M. Olivieri, Effect of NBTI\/PBTI aging and process variations on write failures in MOSFET and FinFET flip-flops. Microelectron. Reliab. 55(12), 2614\u20132626 (2015)","journal-title":"Microelectron. Reliab."},{"key":"571_CR21","unstructured":"J. Yi, T. Marquis, Processor IC performance metric. U.S. Patent No. 6,365,859, 2 Apr 2002"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-017-0571-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0571-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0571-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,22]],"date-time":"2018-01-22T12:27:01Z","timestamp":1516624021000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-017-0571-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,5,13]]},"references-count":21,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2018,2]]}},"alternative-id":["571"],"URL":"https:\/\/doi.org\/10.1007\/s00034-017-0571-0","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,5,13]]}}}