{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T04:02:05Z","timestamp":1750564925609,"version":"3.41.0"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2017,7,4]],"date-time":"2017-07-04T00:00:00Z","timestamp":1499126400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1007\/s00034-017-0596-4","type":"journal-article","created":{"date-parts":[[2017,7,4]],"date-time":"2017-07-04T10:43:58Z","timestamp":1499165038000},"page":"1145-1161","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Improved Performance of Error Controlling Codes Using Pass Transistor Logic"],"prefix":"10.1007","volume":"37","author":[{"given":"M.","family":"Chennakesavulu","sequence":"first","affiliation":[]},{"given":"T.","family":"Jayachandra Prasad","sequence":"additional","affiliation":[]},{"given":"V.","family":"Sumalatha","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,7,4]]},"reference":[{"issue":"1","key":"596_CR1","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L Benini","year":"2002","unstructured":"L. Benini, G. Demicheli, Networks on chips: a new SoC paradigm. Computer 35(1), 70\u201378 (2002)","journal-title":"Computer"},{"key":"596_CR2","volume-title":"Networks on Chips: Technology and Tools","author":"L Benini","year":"2006","unstructured":"L. Benini, G. Demicheli, Networks on Chips: Technology and Tools (Morgan Kaufmann, SanFrancisco, 2006)"},{"issue":"6","key":"596_CR3","doi-asserted-by":"crossref","first-page":"818","DOI":"10.1109\/TCAD.2005.847907","volume":"24","author":"D Bertozzi","year":"2005","unstructured":"D. Bertozzi, L. Benini, G.G. Demicheli, Error control schemes for on chip communication links: the energy-reliability tradeoff. IEEE Trans. Comput. Aidded Des. Integr. Circuits Syst. 24(6), 818\u2013831 (2005)","journal-title":"IEEE Trans. Comput. Aidded Des. Integr. Circuits Syst."},{"issue":"1","key":"596_CR4","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1007\/s11227-009-0376-4","volume":"55","author":"KC Chang","year":"2011","unstructured":"K.C. Chang, Reliable network on chip design for multi-core system-onchip. J. Supercomput. 55(1), 86\u2013102 (2011)","journal-title":"J. Supercomput."},{"issue":"4","key":"596_CR5","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/MM.2003.1225959","volume":"23","author":"C Constantinescu","year":"2003","unstructured":"C. Constantinescu, Trends and challenges in VLSI circuit reliability. IEEE Micro 23(4), 14\u201319 (2003)","journal-title":"IEEE Micro"},{"key":"596_CR6","doi-asserted-by":"crossref","unstructured":"W.J. Dally, B. Towles, Route packets, not wires: on chip interconnection networks. In Proceedings of the Design Automation Conference (LasVegas, 2001), pp. 684\u2013689","DOI":"10.1109\/DAC.2001.935594"},{"key":"596_CR7","doi-asserted-by":"crossref","first-page":"2034","DOI":"10.1109\/TCSI.2013.2295952","volume":"61","author":"WN Flayyih","year":"2014","unstructured":"W.N. Flayyih, K. Samsudin, Crosstalk-aware multiple error detection scheme based on two dimensional parities for energy efficient network on chip. IEEE Trans. Circuits Syst. 1 61, 2034\u20132047 (2014)","journal-title":"IEEE Trans. Circuits Syst. 1"},{"issue":"9","key":"596_CR8","doi-asserted-by":"crossref","first-page":"2042","DOI":"10.1109\/TCSI.2009.2026679","volume":"56","author":"B Fu","year":"2009","unstructured":"B. Fu, P. Anpadu, On hamming product codes with type-II hybrid ARQ for on chip interconnects. IEEE Trans. Circuits Syst. I Regul. Pap. 56(9), 2042\u20132054 (2009)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"11","key":"596_CR9","doi-asserted-by":"crossref","first-page":"1626","DOI":"10.1109\/TVLSI.2008.2005722","volume":"17","author":"A Ganguly","year":"2009","unstructured":"A. Ganguly, P.P. Pande, B. Belzer, Crosstalk\u2014aware channel coding schemes for energy efficient and reliable NoC interconnects. IEEE Trans. VLSI Syst. 17(11), 1626\u20131639 (2009)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"3","key":"596_CR10","doi-asserted-by":"crossref","first-page":"675","DOI":"10.1109\/TVLSI.2013.2251020","volume":"22","author":"N Jafarzadesh","year":"2014","unstructured":"N. Jafarzadesh, M. Palesi, Data encoding techniques for reducing energy consumption in network-on-chip. IEEE Trans. VLSI Syst. 22(3), 675\u2013685 (2014)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"596_CR11","doi-asserted-by":"crossref","first-page":"827","DOI":"10.1016\/j.mejo.2013.04.001","volume":"44","author":"BK Kaushik","year":"2013","unstructured":"B.K. Kaushik, D. Agarwal, Bus encoder design for reduced crosstalk, power and area in coupled VLSI interconnects. Elsevier Trans. Microelectron. J. 44, 827\u2013833 (2013)","journal-title":"Elsevier Trans. Microelectron. J."},{"issue":"2","key":"596_CR12","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/MDT.2011.35","volume":"28","author":"SE Lee","year":"2011","unstructured":"S.E. Lee et al., Low power resilient interconnection with orthogonal latin squares. IEEE Des. Test Comput. 28(2), 30\u2013398 (2011)","journal-title":"IEEE Des. Test Comput."},{"key":"596_CR13","volume-title":"Architecture Design for Soft Errors","author":"S Mukherjee","year":"2008","unstructured":"S. Mukherjee, Architecture Design for Soft Errors (Morgan Kaufmann, San Francisco, 2008)"},{"issue":"5","key":"596_CR14","doi-asserted-by":"crossref","first-page":"434","DOI":"10.1109\/MDT.2005.104","volume":"22","author":"S Murali","year":"2005","unstructured":"S. Murali et al., Analysis of error recovery schemes for networks on chips. IEEE Des. Test Comput. 22(5), 434\u2013442 (2005)","journal-title":"IEEE Des. Test Comput."},{"issue":"10","key":"596_CR15","doi-asserted-by":"crossref","first-page":"1899","DOI":"10.1109\/TVLSI.2011.2162010","volume":"20","author":"M Mutyam","year":"2012","unstructured":"M. Mutyam et al., Fibonacci codes for cross talk avoidance. IEEE Trans. (VLSI) Syst. 20(10), 1899\u20131903 (2012)","journal-title":"IEEE Trans. (VLSI) Syst."},{"issue":"3\u20134","key":"596_CR16","doi-asserted-by":"crossref","first-page":"441","DOI":"10.1016\/j.sysarc.2007.09.002","volume":"54","author":"PP Pande","year":"2008","unstructured":"P.P. Pande et al., Energy reduction through crosstalk avoidance coding in network on chip. J. Syst. Archit. 54(3\u20134), 441\u2013451 (2008)","journal-title":"J. Syst. Archit."},{"issue":"10","key":"596_CR17","doi-asserted-by":"crossref","first-page":"1076","DOI":"10.1109\/TVLSI.2004.827565","volume":"12","author":"KN Patel","year":"2004","unstructured":"K.N. Patel, I.L. Markov, Error -correction and cross talk avoidance in DSM buses. IEEE Trans. VLSI Syst. 12(10), 1076\u20131080 (2004)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"596_CR18","doi-asserted-by":"crossref","unstructured":"Z. Qingli, W. Jinxiang, Y. Yizheng, Low power crosstalk avoidance encoding for on chip data buses, in Proceedings of the IEEE Asia Pacific Conference Circuits Systems (APCCAS2006, 2006), pp. 1611\u20131614","DOI":"10.1109\/APCCAS.2006.342072"},{"key":"596_CR19","doi-asserted-by":"crossref","first-page":"542","DOI":"10.1109\/TVLSI.2008.917535","volume":"16","author":"D Rossi","year":"2008","unstructured":"D. Rossi, A.K. Nieuwland, Power consumption of fault tolerant buses. IEEE Trans. VLSI Syst. 16, 542\u2013553 (2008)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"6","key":"596_CR20","doi-asserted-by":"crossref","first-page":"655","DOI":"10.1109\/TVLSI.2005.848816","volume":"13","author":"SR Sridhara","year":"2005","unstructured":"S.R. Sridhara, N.R. Shanbhag, Coding for system on chip networks: a unified frame work. IEEE Trans. VLSI Syst. 13(6), 655\u2013667 (2005)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"5","key":"596_CR21","doi-asserted-by":"crossref","first-page":"977","DOI":"10.1109\/TCAD.2006.884418","volume":"26","author":"SR Sridhara","year":"2007","unstructured":"S.R. Sridhara, N.R. Shanbhag, Coding for reliable on chip buses: a class of fundamental bounds and practical codes. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(5), 977\u2013982 (2007)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"6","key":"596_CR22","doi-asserted-by":"crossref","first-page":"483","DOI":"10.1049\/iet-cdt:20050060","volume":"2","author":"A Vitkovski","year":"2008","unstructured":"A. Vitkovski et al., Low power and error protection coding for network on chip traffic. IET Comput. Digit. Tech. 2(6), 483\u2013492 (2008)","journal-title":"IET Comput. Digit. Tech."},{"issue":"6","key":"596_CR23","doi-asserted-by":"crossref","first-page":"643","DOI":"10.1049\/iet-cdt.2008.0132","volume":"3","author":"Q Yu","year":"2009","unstructured":"Q. Yu, P. Anapadu, Adaptive error controlling for nano meter scale NoC links. IET Comput. Digit. Tech. 3(6), 643\u2013659 (2009). (Special issue on advances in nano electronics circuits and systems)","journal-title":"IET Comput. Digit. Tech."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-017-0596-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0596-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0596-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T04:43:21Z","timestamp":1750481001000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-017-0596-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7,4]]},"references-count":23,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2018,3]]}},"alternative-id":["596"],"URL":"https:\/\/doi.org\/10.1007\/s00034-017-0596-4","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2017,7,4]]}}}