{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,5]],"date-time":"2026-01-05T07:14:08Z","timestamp":1767597248024,"version":"3.41.0"},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2017,8,5]],"date-time":"2017-08-05T00:00:00Z","timestamp":1501891200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1007\/s00034-017-0621-7","type":"journal-article","created":{"date-parts":[[2017,8,5]],"date-time":"2017-08-05T10:05:05Z","timestamp":1501927505000},"page":"1692-1703","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["A Lock Detector Loop for Low-power PLL-Based Clock and Data Recovery Circuits"],"prefix":"10.1007","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2426-2879","authenticated-orcid":false,"given":"Chua-Chin","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zong-You","family":"Hou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Lin","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Doron","family":"Shmilovitz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,8,5]]},"reference":[{"issue":"8","key":"621_CR1","doi-asserted-by":"crossref","first-page":"1210","DOI":"10.1109\/TCSI.2016.2573281","volume":"63","author":"C-K Ahn","year":"2016","unstructured":"C.-K. Ahn, P. Shi, M.V. Basin, Deadbeat dissipative FIR filtering. IEEE Trans. Circuits Syst. I Regul. Pap. 63(8), 1210\u20131221 (2016)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"22","key":"621_CR2","doi-asserted-by":"crossref","first-page":"541","DOI":"10.1049\/el:19750415","volume":"11","author":"JDH Alexander","year":"1975","unstructured":"J.D.H. Alexander, Clock recovery from random binary signals. Electron. Lett. 11(22), 541\u2013542 (1975)","journal-title":"Electron. Lett."},{"issue":"6","key":"621_CR3","doi-asserted-by":"crossref","first-page":"1047","DOI":"10.1109\/4.701256","volume":"33","author":"D Belot","year":"1998","unstructured":"D. Belot, L. Dugoujon, S. Dedieu, A 3.3 V power adaptive 1244\/622\/155 Mbit\/s transceiver for ATM, SONET\/SDH. IEEE J. Solid State Circuits 33(6), 1047\u20131058 (1998)","journal-title":"IEEE J. Solid State Circuits"},{"key":"621_CR4","doi-asserted-by":"crossref","unstructured":"C.-L. Chen, C.-C. Wang, C.-Y. Juan, A fast-locking clock and data recovery circuit with a lock detector loop, in Proceedings of IEEE International Symposium on Integrated Circuits, 2011, pp. 332\u2013335","DOI":"10.1109\/ISICir.2011.6131964"},{"key":"621_CR5","doi-asserted-by":"crossref","unstructured":"F.-T. Chen, J.-M. Wu, An extended phase detector 2.56\/3.2Gb\/s clock and data recovery design with digitally assisted lock detector, in Proceedings of IEEE International Symposium on Circuits and Systems, 2009, pp. 1831\u20131834","DOI":"10.1109\/ISCAS.2009.5118134"},{"issue":"12","key":"621_CR6","doi-asserted-by":"crossref","first-page":"2713","DOI":"10.1109\/JSSC.2005.856577","volume":"40","author":"D Dalton","year":"2005","unstructured":"D. Dalton, K. Chai, E. Evans, M. Ferriss, D. Hitchcox, P. Murray, S. Selvanayagam, P. Shepherd, L. DeVito, A 12.5-Mb\/s to 2.7-G\/s continuous-rate CDR with automatic frequency acquisition and data-rate readback. IEEE J. Solid State Circuits 40(12), 2713\u20132725 (2005)","journal-title":"IEEE J. Solid State Circuits"},{"key":"621_CR7","unstructured":"FlexRay Communications System\u2014Protocol Specification V3.0.1, http:\/\/www.flexray.com , (2010), pp. 78\u201379"},{"key":"621_CR8","unstructured":"I. Hwang, S. Lee, S. Kim, A digitally controlled phase loop with fast locking scheme for clock synthesis application, in Proceedings of IEEE International Solid-State Circuits Conference Digest Technical Papers, 2000, pp. 168\u2013169"},{"issue":"7","key":"621_CR9","doi-asserted-by":"crossref","first-page":"1310","DOI":"10.1109\/TVLSI.2010.2047953","volume":"19","author":"I Jung","year":"2011","unstructured":"I. Jung, D. Shin, T. Kim, C. Kim, A 140 Mb\/s to 1.96 Gb\/s referenceless transceiver with 7.2 $$\\mu $$ \u03bc s frequency acquisition time. IEEE Trans. Very Large Scale Integr. Syst. 19(7), 1310\u20131315 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"621_CR10","doi-asserted-by":"crossref","unstructured":"Y.-L. Lee, S.-J. Chang, R.-S. Chu, Y.-C. Chen, An area- and power-efficient half-rate clock and data recovery circuit, in IEEE International Symposium on Circuits and Systems, 2014, pp. 2129\u20132132","DOI":"10.1109\/ISCAS.2014.6865588"},{"issue":"6","key":"621_CR11","doi-asserted-by":"crossref","first-page":"1156","DOI":"10.1109\/TCSI.2011.2173387","volume":"59","author":"T-S Tan","year":"2012","unstructured":"T.-S. Tan, K.-S. Yeo, C.-C. Boon, M.-A. Do, A dual-loop clock and data recovery circuit with compact quarter-rate CMOS linear phase detector. IEEE Trans. Circuits Syst. I Regul. Pap. 59(6), 1156\u20131167 (2012)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"621_CR12","doi-asserted-by":"crossref","unstructured":"Y. Tang, M. Ismail, S. Bibyk, A new fast-settling gearshift adaptive PLL to extend loop bandwidth enhancement in frequency synthesizers, in Proceedings of IEEE International Symposium on Circuits and Systems, vol. 4 2002, pp. 787\u2013790","DOI":"10.1109\/ISCAS.2002.1010575"},{"key":"621_CR13","doi-asserted-by":"crossref","unstructured":"C.-C. Wang, C.-L. Chen, T.-H. Yeh, Y. Hu, G.-N. Sung, A high speed transceiver front-end design with fault detection for FlexRay-based automotive communication systems, in Proceedings of IEEE International Symposium on Circuits and Systems, 2011, pp. 434\u2013437","DOI":"10.1109\/ISCAS.2011.5937595"},{"issue":"11","key":"621_CR14","doi-asserted-by":"crossref","first-page":"624","DOI":"10.1049\/el:20070036","volume":"43","author":"J-K Woo","year":"2007","unstructured":"J.-K. Woo, D.-K. Jeong, S. Kim, Fast-locking CDR circuit with autonomously reconfigurable mechanism. Electron. Lett. 43(11), 624\u2013626 (2007)","journal-title":"Electron. Lett."},{"key":"621_CR15","doi-asserted-by":"crossref","unstructured":"J.-K Woo, H. Lee, W.-Y. Shin, H. Song, D.-K. Jeong, S. Kim, A fast-locking CDR circuit with an autonomously reconfigurable charge pump and loop filter, in Proceedings of IEEE Asian Solid-State Circuits Conference, 2006, pp. 411\u2013414","DOI":"10.1109\/ASSCC.2006.357938"},{"issue":"6","key":"621_CR16","doi-asserted-by":"crossref","first-page":"1380","DOI":"10.1109\/JSSC.2006.874328","volume":"41","author":"R-J Yang","year":"2006","unstructured":"R.-J. Yang, K.-H. Chao, S.-C. Hwu, C.-K. Liang, S.-I. Liu, A 155.52 Mbps-3.125 Gbps continuous-rate clock and data recovery circuit. IEEE J. Solid State Circuits 41(6), 1380\u20131390 (2006)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"8","key":"621_CR17","doi-asserted-by":"crossref","first-page":"798","DOI":"10.1109\/TCSII.2016.2531138","volume":"63","author":"S-H You","year":"2016","unstructured":"S.-H. You, J.-M. Pak, C.-K. Ahn, P. Shi, M.-T. Lim, Unbiased finite-memory digital phase-locked loop. IEEE Trans. Circuits Syst. II 63(8), 798\u2013802 (2016)","journal-title":"IEEE Trans. Circuits Syst. II"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-017-0621-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0621-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0621-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T20:43:54Z","timestamp":1750797834000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-017-0621-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8,5]]},"references-count":17,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2018,4]]}},"alternative-id":["621"],"URL":"https:\/\/doi.org\/10.1007\/s00034-017-0621-7","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2017,8,5]]}}}