{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,19]],"date-time":"2025-12-19T09:34:45Z","timestamp":1766136885526},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2017,8,17]],"date-time":"2017-08-17T00:00:00Z","timestamp":1502928000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1007\/s00034-017-0629-z","type":"journal-article","created":{"date-parts":[[2017,8,17]],"date-time":"2017-08-17T09:04:28Z","timestamp":1502960668000},"page":"1452-1478","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["A 15-Bit 85 MS\/s Hybrid Flash-SAR ADC in 90-nm CMOS"],"prefix":"10.1007","volume":"37","author":[{"given":"Anas","family":"Razzaq","sequence":"first","affiliation":[]},{"given":"Shabbir Majeed","family":"Chaudhry","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,8,17]]},"reference":[{"key":"629_CR1","unstructured":"T.O. Anderson, Optimum control logic for successive approximation analog-to-digital converters. Deep Space Network Progress Report 13, 168\u2013176 (1972)"},{"issue":"3","key":"629_CR2","doi-asserted-by":"publisher","first-page":"583","DOI":"10.1007\/s10470-011-9812-5","volume":"71","author":"A Arian","year":"2012","unstructured":"A. Arian, M. Saberi, S. Hosseini-Khayat, R. Lotfi, Y. Leblebici, A 10-bit 50-MS\/s redundant SAR ADC with split capacitive-array DAC. Analog Integr. Circuits Signal Process. 71(3), 583\u2013589 (2012). doi:\n                        10.1007\/s10470-011-9812-5","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"629_CR3","doi-asserted-by":"publisher","unstructured":"S. Brenna, A. Bonfanti, A. Abba, F. Caponio, A.L. Lacaita, Analysis and optimization of a SAR ADC with attenuation capacitor, in 37th International Convention on Information and Communication Technology, Electronics and Microelectronics, MIPRO 2014-Proceedings (April 2016) (2014) pp. 68\u201373. doi:\n                        10.1109\/MIPRO.2014.6859535","DOI":"10.1109\/MIPRO.2014.6859535"},{"issue":"9","key":"629_CR4","doi-asserted-by":"publisher","first-page":"2285","DOI":"10.1109\/TCSI.2013.2246206","volume":"60","author":"M Chahardori","year":"2013","unstructured":"M. Chahardori, M. Sharifkhani, S. Sadughi, A 4-bit, 1.6 GS\/s low power flash ADC, based on offset calibration and segmentation. IEEE Trans. Circuits Syst. I Regul Pap 60(9), 2285\u20132297 (2013). doi:\n                        10.1109\/TCSI.2013.2246206","journal-title":"IEEE Trans. Circuits Syst. I Regul Pap"},{"key":"629_CR5","doi-asserted-by":"publisher","unstructured":"Y. Chen, S. Tsukamoto, T. Kuroda, A 9b 100 MS\/s 1.46 mW SAR ADC in 65 nm CMOS, in Proceedings of Technical Papers-2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009 (IEEE, 2009), pp. 145\u2013148. doi:\n                        10.1109\/ASSCC.2009.5357199","DOI":"10.1109\/ASSCC.2009.5357199"},{"issue":"11","key":"629_CR6","doi-asserted-by":"publisher","first-page":"746","DOI":"10.1016\/j.mejo.2010.06.019","volume":"41","author":"D Venuto De","year":"2010","unstructured":"D. De Venuto, D.T. Castro, Y. Ponomarev, E. Stikvoort, 0.8 uw 12-bit SAR ADC sensors interface for RFID applications. Microelectron. J. 41(11), 746\u2013751 (2010). doi:\n                        10.1016\/j.mejo.2010.06.019","journal-title":"Microelectron. J."},{"issue":"1","key":"629_CR7","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1007\/s10470-012-9977-6","volume":"74","author":"H Fan","year":"2013","unstructured":"H. Fan, X. Han, Q. Wei, H. Yang, A 12-bit self-calibrating SAR ADC achieving a Nyquist 90.4-dB SFDR. Analog Integr. Circuits Signal Process. 74(1), 239\u2013254 (2013). doi:\n                        10.1007\/s10470-012-9977-6","journal-title":"Analog Integr. Circuits Signal Process."},{"issue":"1","key":"629_CR8","doi-asserted-by":"publisher","first-page":"267","DOI":"10.1007\/s10470-012-9959-8","volume":"74","author":"M Goswami","year":"2013","unstructured":"M. Goswami, D. Varma, B. Singh, Reduced comparator high speed low power ADC using 90 nm CMOS technology. Analog Integr. Circuits Signal Process. 74(1), 267\u2013278 (2013). doi:\n                        10.1007\/s10470-012-9959-8","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"629_CR9","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1016\/j.vlsi.2015.01.002","volume":"50","author":"P Harikumar","year":"2015","unstructured":"P. Harikumar, J.J. Wikner, A 10-bit 50MS\/s SAR ADC in 65nm CMOS with on chip reference voltage buffer. Integr. VLSI J. 50, 28\u201338 (2015). doi:\n                        10.1016\/j.vlsi.2015.01.002","journal-title":"Integr. VLSI J."},{"issue":"3","key":"629_CR10","doi-asserted-by":"publisher","first-page":"584","DOI":"10.1109\/TVLSI.2012.2190117","volume":"21","author":"GY Huang","year":"2013","unstructured":"G.Y. Huang, S.J. Chang, C.C. Liu, Y.Z. Lin, 10-bit 30-MS\/s SAR ADC using a switchback switching method. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 21(3), 584\u2013588 (2013). doi:\n                        10.1109\/TVLSI.2012.2190117","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"12","key":"629_CR11","doi-asserted-by":"publisher","first-page":"3059","DOI":"10.1109\/JSSC.2013.2274113","volume":"48","author":"R Kapusta","year":"2013","unstructured":"R. Kapusta, J. Shen, S. Decker, H. Li, E. Ibaragi, H. Zhu, A 14b 80 MS\/s SAR ADC With 73.6 dB SNDR in 65 nm CMOS. IEEE J. Solid State Circuits 48(12), 3059\u20133066 (2013). doi:\n                        10.1109\/JSSC.2013.2274113","journal-title":"IEEE J. Solid State Circuits"},{"issue":"6","key":"629_CR12","doi-asserted-by":"publisher","first-page":"1429","DOI":"10.1109\/JSSC.2013.2252516","volume":"48","author":"JI Kim","year":"2013","unstructured":"J.I. Kim, B.R.S. Sung, W. Kim, S.T. Ryu, A 6-b 4.1-GS\/s flash ADC with time domain latch interpolation in 90-nm CMOS. IEEE J. Solid State Circuits 48(6), 1429\u20131441 (2013). doi:\n                        10.1109\/JSSC.2013.2252516","journal-title":"IEEE J. Solid State Circuits"},{"issue":"1","key":"629_CR13","doi-asserted-by":"publisher","first-page":"153","DOI":"10.1007\/s10470-014-0376-z","volume":"81","author":"A Larsson","year":"2014","unstructured":"A. Larsson, J. Silva-Martinez, E.G. Soenen, A 360 fJ\/conversion-step, 14-bit, 100 MS\/s, digitally background calibrated pipelined ADC in 130-nm CMOS. Analog Integr. Circuits Signal Process. 81(1), 153\u2013164 (2014). doi:\n                        10.1007\/s10470-014-0376-z","journal-title":"Analog Integr. Circuits Signal Process."},{"key":"629_CR14","doi-asserted-by":"publisher","unstructured":"S. Lee, A.P. Chandrakasan, H.S. Lee, A 1 GS\/s 10b 18.9 mW time-interleaved SAR ADC with background timing skew calibration. IEEE J. Solid State Circuits 49(12), 2846\u20132856 (2014). doi:\n                        10.1109\/JSSC.2014.2362851\n                        \n                    . \n                        http:\/\/ieeexplore.ieee.org\/document\/6936944\/","DOI":"10.1109\/JSSC.2014.2362851"},{"key":"629_CR15","doi-asserted-by":"publisher","unstructured":"J.S. Lee, I.C. Park, Capacitor array structure and switch control for energy-efficient SAR analog-to-digital converters, in Proceedings\u2014IEEE International Symposium on Circuits and Systems (IEEE, 2008), pp. 236\u2013239. doi:\n                        10.1109\/ISCAS.2008.4541398","DOI":"10.1109\/ISCAS.2008.4541398"},{"issue":"3","key":"629_CR16","doi-asserted-by":"publisher","first-page":"570","DOI":"10.1109\/TCSI.2012.2215756","volume":"60","author":"YZ Lin","year":"2013","unstructured":"Y.Z. Lin, C.C. Liu, G.Y. Huang, Y.T. Shyu, Y.T. Liu, S.J. Chang, A 9-bit 150 MS\/s subrange ADC based on SAR architecture in 90-nm CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 60(3), 570\u2013581 (2013). doi:\n                        10.1109\/TCSI.2012.2215756","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"6","key":"629_CR17","doi-asserted-by":"publisher","first-page":"371","DOI":"10.1109\/JSSC.1975.1050629","volume":"10","author":"J McCreary","year":"1975","unstructured":"J. McCreary, P. Gray, All-MOS charge redistribution analog-to-digital conversion techniques I. IEEE J. Solid State Circuits 10(6), 371\u2013379 (1975). doi:\n                        10.1109\/JSSC.1975.1050629","journal-title":"IEEE J. Solid State Circuits"},{"issue":"1","key":"629_CR18","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/TCSII.2013.2290910","volume":"61","author":"GG Oh","year":"2014","unstructured":"G.G. Oh, C.K. Lee, S.T. Ryu, A 10-bit 40-MS\/s pipelined ADC with a wide range operating temperature for WAVE applications. IEEE Trans. Circuits Syst. II Express Br. 61(1), 6\u201310 (2014). doi:\n                        10.1109\/TCSII.2013.2290910","journal-title":"IEEE Trans. Circuits Syst. II Express Br."},{"issue":"5","key":"629_CR19","doi-asserted-by":"publisher","first-page":"294","DOI":"10.1109\/TCSII.2014.2304890","volume":"61","author":"A Sanyal","year":"2014","unstructured":"A. Sanyal, N. Sun, An energy efficient low frequency-dependence switching technique for SAR ADCs. IEEE Trans. Circuits Syst. II Express Br. 61(5), 294\u2013298 (2014). doi:\n                        10.1109\/TCSII.2014.2304890","journal-title":"IEEE Trans. Circuits Syst. II Express Br."},{"key":"629_CR20","doi-asserted-by":"publisher","unstructured":"D. Schinkel, E. Mensink, E. Klumperink, E. van Tuijl, B. Nauta, A double-tail latch-type voltage sense amplifier with 18ps setup+hold time, in 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (IEEE, 2007), pp. 314\u2013605. doi:\n                        10.1109\/ISSCC.2007.373420","DOI":"10.1109\/ISSCC.2007.373420"},{"issue":"8","key":"629_CR21","doi-asserted-by":"publisher","first-page":"584","DOI":"10.1109\/TCSII.2014.2327373","volume":"61","author":"M Taherzadeh-Sani","year":"2014","unstructured":"M. Taherzadeh-Sani, R. Lotfi, F. Nabki, A 10-bit 110 kS\/s 1.16 uW SA-ADC with a hybrid differential\/single-ended DAC in 180-nm CMOS for multichannel biomedical applications. IEEE Trans. Circuits Syst. II Express Br. 61(8), 584\u2013588 (2014). doi:\n                        10.1109\/TCSII.2014.2327373","journal-title":"IEEE Trans. Circuits Syst. II Express Br."},{"issue":"11","key":"629_CR22","doi-asserted-by":"publisher","first-page":"2902","DOI":"10.1109\/TCSI.2013.2256212","volume":"60","author":"CJ Tseng","year":"2013","unstructured":"C.J. Tseng, Y.C. Hsieh, C.H. Yang, H.S. Chen, A 10-bit 200 MS\/s capacitor-sharing pipeline ADC. IEEE Trans. Circuits Syst. I Regul. Pap. 60(11), 2902\u20132910 (2013). doi:\n                        10.1109\/TCSI.2013.2256212","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"629_CR23","doi-asserted-by":"publisher","unstructured":"M. van Elzakker, E. van Tuijl, P. Geraedts, D. Schinkel, E. Klumperink, B. Nauta, A 1.9 uW 4.4 fJ\/conversion-step 10 bit 1 MS\/s charge-redistribution ADC, in 2008 IEEE International Solid-State Circuits Conference\u2014Digest of Technical Papers (IEEE, 2008), pp. 244\u2013610. doi:\n                        10.1109\/ISSCC.2008.4523148","DOI":"10.1109\/ISSCC.2008.4523148"},{"issue":"12","key":"629_CR24","doi-asserted-by":"publisher","first-page":"1260","DOI":"10.1016\/j.mejo.2013.08.012","volume":"44","author":"Y Wu","year":"2013","unstructured":"Y. Wu, X. Cheng, X. Zeng, A 960 uw 10-bit 70-MS\/s SAR ADC with an energy efficient capacitor-switching scheme. Microelectron. J. 44(12), 1260\u20131267 (2013). doi:\n                        10.1016\/j.mejo.2013.08.012","journal-title":"Microelectron. J."},{"issue":"3","key":"629_CR25","doi-asserted-by":"publisher","first-page":"503","DOI":"10.1007\/s10470-009-9451-2","volume":"63","author":"F Ye","year":"2010","unstructured":"F. Ye, L. Cheng, K. Lin, J. Ren, An 80-MS\/s 14-bit pipelined ADC featuring 83 dB SFDR. Analog Integr. Circuits Signal Process. 63(3), 503\u2013508 (2010). doi:\n                        10.1007\/s10470-009-9451-2","journal-title":"Analog Integr. Circuits Signal Process."},{"issue":"4","key":"629_CR26","doi-asserted-by":"publisher","first-page":"778","DOI":"10.1109\/JSSC.1979.1051264","volume":"14","author":"Y Yee","year":"1979","unstructured":"Y. Yee, L. Terman, L. Heller, A two-stage weighted capacitor network for D\/A-A\/D conversion. IEEE J. Solid State Circuits 14(4), 778\u2013781 (1979). doi:\n                        10.1109\/JSSC.1979.1051264","journal-title":"IEEE J. Solid State Circuits"},{"issue":"6","key":"629_CR27","doi-asserted-by":"publisher","first-page":"1453","DOI":"10.1109\/JSSC.2013.2254551","volume":"48","author":"M Yip","year":"2013","unstructured":"M. Yip, A.P. Chandrakasan, A resolution-reconfigurable 5-to-10-Bit 0.4-to-1 V power scalable SAR ADC for sensor applications. IEEE J. Solid State Circuits 48(6), 1453\u20131464 (2013). doi:\n                        10.1109\/JSSC.2013.2254551","journal-title":"IEEE J. Solid State Circuits"},{"key":"629_CR28","doi-asserted-by":"publisher","unstructured":"C. Yuan, Y.Y.H. Lam, A 281-nW 43.3 fJ\/conversion-step 8-ENOB 25-kS\/s asynchronous SAR ADC in 65 nm CMOS for biomedical applications, in Proceedings IEEE International Symposium on Circuits and Systems (IEEE, 2013), pp. 622\u2013625. doi:\n                        10.1109\/ISCAS.2013.6571919","DOI":"10.1109\/ISCAS.2013.6571919"},{"issue":"9","key":"629_CR29","doi-asserted-by":"publisher","first-page":"482","DOI":"10.1049\/el.2011.4001","volume":"48","author":"C Yuan","year":"2012","unstructured":"C. Yuan, Y. Lam, Low-energy and area-efficient tri-level switching scheme for SAR ADC. Electron. Lett. 48(9), 482 (2012). doi:\n                        10.1049\/el.2011.4001","journal-title":"Electron. Lett."},{"issue":"12","key":"629_CR30","doi-asserted-by":"publisher","first-page":"1132","DOI":"10.1016\/j.mejo.2013.06.018","volume":"44","author":"Z Zhu","year":"2013","unstructured":"Z. Zhu, Y. Xiao, W. Wang, Y. Guan, L. Liu, Y. Yang, A 1.33 uW 10-bit 200 KS\/s SAR ADC with a tri-level based capacitor switching procedure. Microelectron. J. 44(12), 1132\u20131137 (2013). doi:\n                        10.1016\/j.mejo.2013.06.018","journal-title":"Microelectron. J."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-017-0629-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0629-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0629-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,9]],"date-time":"2018-03-09T10:01:39Z","timestamp":1520589699000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-017-0629-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8,17]]},"references-count":30,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2018,4]]}},"alternative-id":["629"],"URL":"https:\/\/doi.org\/10.1007\/s00034-017-0629-z","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,8,17]]}}}