{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T18:37:44Z","timestamp":1780079864531,"version":"3.54.0"},"reference-count":38,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2017,8,30]],"date-time":"2017-08-30T00:00:00Z","timestamp":1504051200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1007\/s00034-017-0634-2","type":"journal-article","created":{"date-parts":[[2017,8,30]],"date-time":"2017-08-30T11:39:36Z","timestamp":1504093176000},"page":"4963-4993","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":13,"title":["Multi-objective Low-Noise Amplifier Optimization Using Analytical Model and Genetic Computation"],"prefix":"10.1007","volume":"36","author":[{"given":"Angelos","family":"Papadimitriou","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Matthias","family":"Bucher","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2017,8,30]]},"reference":[{"key":"634_CR1","unstructured":"A. Antonopoulos, Nanoscale RF CMOS Transceiver Design, PhD Thesis (Technical University of Crete, Chania, Greece, 2013)"},{"key":"634_CR2","doi-asserted-by":"crossref","unstructured":"A. Antonopoulos, M. Bucher, K. Papathanasiou, N. Makris, R.K. Sharma, P. Sakalas, M. Schroter, CMOS RF noise, scaling and compact modeling for RFIC design, in IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (USA, 2013), pp. 53\u201356","DOI":"10.1109\/RFIC.2013.6569520"},{"issue":"5\u20136","key":"634_CR3","doi-asserted-by":"crossref","first-page":"802","DOI":"10.1002\/jnm.1959","volume":"27","author":"A Antonopoulos","year":"2014","unstructured":"A. Antonopoulos, M. Bucher, K. Papathanasiou, N. Makris, N. Mavredakis, R.K. Sharma, P. Sakalas, M. Schroter, Modeling of high-frequency noise of silicon CMOS transistors for RFIC design. Int. J. Numer. Model. Electron. Netw. Devices Fields 27(5\u20136), 802\u2013811 (2014)","journal-title":"Int. J. Numer. Model. Electron. Netw. Devices Fields"},{"issue":"11","key":"634_CR4","doi-asserted-by":"crossref","first-page":"3726","DOI":"10.1109\/TED.2013.2283511","volume":"60","author":"A Antonopoulos","year":"2013","unstructured":"A. Antonopoulos, M. Bucher, K. Papathanasiou, N. Mavredakis, N. Makris, R.K. Sharma, P. Sakalas, M. Schroter, CMOS small-signal and thermal noise modeling at high frequencies. IEEE Trans. Electron Devices 60(11), 3726\u20133733 (2013)","journal-title":"IEEE Trans. Electron Devices"},{"key":"634_CR5","doi-asserted-by":"crossref","unstructured":"V.H.V. Baroncini, O.C. Gouveia-Filho, Design of RF CMOS low noise amplifiers using a current based MOSFET model, in Symposium on Integrated Circuits and Systems Design (SBCCI) (Brazil, 2004), pp. 81\u201387","DOI":"10.1145\/1016568.1016596"},{"key":"634_CR6","unstructured":"M.-A. Chalkiadaki, Characterization and Modeling of Nanoscale MOSFET for Ultra-Low Power RF IC Design, PhD Thesis (EPFL, Lausanne, Switzerland, 2016)"},{"issue":"7","key":"634_CR7","doi-asserted-by":"crossref","first-page":"2173","DOI":"10.1109\/TMTT.2015.2429636","volume":"63","author":"M-A Chalkiadaki","year":"2015","unstructured":"M.-A. Chalkiadaki, C.C. Enz, RF small-signal and noise modeling including parameter extraction of nanoscale MOSFET from weak to strong inversion. IEEE Trans. Microw. Theory Tech. 63(7), 2173\u20132184 (2015)","journal-title":"IEEE Trans. Microw. Theory Tech."},{"key":"634_CR8","unstructured":"H.-H. Chen, M.-H. Chen, C.-Y. Tsai, Optimization of low noise amplifier designs by genetic algorithms, in International Symposium on Electromagnetic Theory (EMTS) (Japan, 2013), pp. 493\u2013496"},{"key":"634_CR9","doi-asserted-by":"crossref","unstructured":"H.-S. Chen, H.-Y. Tsai, L.-X. Chuo, Y.-K. Tsai, L.-H. Lu, A 5.2 GHz full-integrated RF front-end by T\/R switch, LNA, and PA co-design with 3.2-dB NF and +25.9-dBm output power, in IEEE Solid-State Circuits Conference (A-SSCC), (China, 2015), pp. 1\u20134","DOI":"10.1109\/ASSCC.2015.7387494"},{"issue":"9","key":"634_CR10","first-page":"3477","volume":"39","author":"C-C Chen","year":"2016","unstructured":"C.-C. Chen, Y.-C. Wang, A 2.4\/5.2\/5.8 triple-band common-gate cascode CMOS low-noise amplifier. Circuits Syst. Signal Process. 39(9), 3477\u20133489 (2016)","journal-title":"Circuits Syst. Signal Process."},{"issue":"2","key":"634_CR11","doi-asserted-by":"crossref","first-page":"495","DOI":"10.1007\/s00034-016-0322-7","volume":"36","author":"C-C Chen","year":"2016","unstructured":"C.-C. Chen, Y.-C. Wang, A dual-wideband CMOS LNA using gain-bandwidth product optimization technique. Circuits Syst. Signal Process. 36(2), 495\u2013510 (2016)","journal-title":"Circuits Syst. Signal Process."},{"key":"634_CR12","doi-asserted-by":"crossref","unstructured":"C.C. Enz, M.-A. Chalkiadaki, M. Mangla, Low-power analog\/RF circuit design based on the inversion coefficient, in IEEE European Solid-State Circuits Conference (ESSCIRC) (Austria, 2015), pp. 202\u2013208","DOI":"10.1109\/ESSCIRC.2015.7313863"},{"issue":"2","key":"634_CR13","doi-asserted-by":"crossref","first-page":"186","DOI":"10.1109\/4.823444","volume":"35","author":"CC Enz","year":"2000","unstructured":"C.C. Enz, Y. Cheng, MOS transistor modeling for RF IC design. IEEE J. Solid-State Circuits 35(2), 186\u2013201 (2000)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"634_CR14","doi-asserted-by":"crossref","DOI":"10.1002\/0470855460","volume-title":"Charge-Based MOS Transistor Modeling: The EKV Compact Model for EKV Model for Low-Power and RF IC Design","author":"CC Enz","year":"2006","unstructured":"C.C. Enz, E.A. Vittoz, Charge-Based MOS Transistor Modeling: The EKV Compact Model for EKV Model for Low-Power and RF IC Design (Wiley, Chichester, 2006)"},{"key":"634_CR15","unstructured":"C.T. Fu, H. Lakdawala, S.S. Taylor, K. Soumyanath, A 2.5\u00a0GHz 32\u00a0nm 0.35\u00a0 $$\\text{mm}^2$$ mm 2 3.5\u00a0dB NF-5\u00a0dBm $${P}_{1\\,{\\rm db}}$$ P 1 db fully differential CMOS push-pull LNA with integrated 34dBm T\/R switch and ESD protection, in IEEE International Conference on Solid-State Circuits Digest of Technical Papers (ISSCC), (USA, 2011), pp. 56\u201358"},{"issue":"9","key":"634_CR16","doi-asserted-by":"crossref","first-page":"1684","DOI":"10.1109\/TCAD.2008.927736","volume":"27","author":"JC Guo","year":"2008","unstructured":"J.C. Guo, I.-M. Lin, A compact RF CMOS modeling for accurate high-frequency noise simulation in sub-100-nm MOSFETS. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(9), 1684\u20131688 (2008)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"2","key":"634_CR17","doi-asserted-by":"crossref","first-page":"271","DOI":"10.1109\/TMTT.2008.2009903","volume":"57","author":"JC Guo","year":"2009","unstructured":"J.C. Guo, Y.-H. Tsai, A broadband and scalable lossy substrate model for RF noise simulation and analysis in nanoscale MOSFETs with various pad structures. IEEE Trans. Microw. Theory Tech. 57(2), 271\u2013281 (2009)","journal-title":"IEEE Trans. Microw. Theory Tech."},{"key":"634_CR18","doi-asserted-by":"crossref","unstructured":"C.-L. Hsieh, M.-H. Wu, J.-H. Cheng, J.-H. Tsai, T.-W. Huang, A 0.6\u00a0V 336 $$\\mu $$ \u03bc W 5-GHz LNA using a low-voltage and gain-enhancement architecture, in IEEE Microwave Symposium Digest (IMS), (USA, 2013), pp. 1\u20133","DOI":"10.1109\/MWSYM.2013.6697468"},{"key":"634_CR19","doi-asserted-by":"crossref","unstructured":"G. Konstantopoulos, K. Papathanasiou, A. Samelis, Optimization of RF circuits by expert monitored genetic computation, in IEEE International Symposium on Circuits and Systems (ISCAS) (Greece, 2006), pp. 5247\u20135250","DOI":"10.1109\/ISCAS.2006.1693816"},{"key":"634_CR20","doi-asserted-by":"crossref","unstructured":"P.I. Mak, R. Martins, A 0.46\u00a0 $$\\text{ mm }^2$$ mm 2 4\u00a0dB-NF unified receiver front-end for full-band mobile TV in 65\u00a0nm CMOS, in IEEE International Conference on Solid-State Circuits Digest of Technical Papers (ISSCC), (USA, 2011), pp. 172\u2013174","DOI":"10.1109\/JSSC.2011.2157264"},{"key":"634_CR21","unstructured":"A. Mangla, C.C. Enz, J.-M Sallese, Figure-of-merit for optimizing the current efficiency of low-power RF circuits, in International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES) (Poland, 2011), pp. 85\u201389"},{"key":"634_CR22","doi-asserted-by":"crossref","unstructured":"N. Mavredakis, M. Bucher, Inversion-level based design of an RF CMOS low-noise amplifier, in IEEE International Conference on Electronics, Circuits and Systems (ICECS) (France, 2006), pp. 74\u201377","DOI":"10.1109\/ICECS.2006.379704"},{"key":"634_CR23","doi-asserted-by":"crossref","unstructured":"M.Y. Mukadam, O.G. Filho, X. Zhang, A.B. Apsel, Process variation compensation of a 4.6\u00a0GHz LNA in 65\u00a0nm CMOS, in IEEE International Symposium on Circuits and Systems (ISCAS) (France, 2010), pp. 2490\u20132493","DOI":"10.1109\/ISCAS.2010.5537131"},{"key":"634_CR24","doi-asserted-by":"crossref","unstructured":"A. Nieuwoudt, T. Ragheb, H. Nejati, Y. Massoud, Increasing manufacturing yield for wideband RF CMOS LNAs in the presence of process variations, in International Symposium on Quality Electronic Design (ISQED) (USA, 2007), pp. 801\u2013806","DOI":"10.1109\/ISQED.2007.89"},{"issue":"9","key":"634_CR25","doi-asserted-by":"crossref","first-page":"2071","DOI":"10.1109\/TMTT.2014.2333714","volume":"62","author":"KB \u00d6stman","year":"2014","unstructured":"K.B. \u00d6stman, M. Englund, O. Viitala, M. Kaltiokallio, K. Stadius, K. Koli, J. Ryynanen, A 2.5-GHz receiver front end with Q-boosted post LNA N-path filtering in 40-nm CMOS. IEEE Trans. Microw. Theory Tech. 62(9), 2071\u20132083 (2014)","journal-title":"IEEE Trans. Microw. Theory Tech."},{"key":"634_CR26","doi-asserted-by":"crossref","unstructured":"A. Papadimitriou, M. Bucher, Optimization of RF low noise amplifier design using analytical model and genetic computation, in Mixed Design of Integrated Circuits and Systems (MIXDES) (Poland, 2017), pp. 302\u2013307","DOI":"10.23919\/MIXDES.2017.8005220"},{"key":"634_CR27","doi-asserted-by":"crossref","unstructured":"V. Papageorgiou, S. Vlassis, CMOS LNA optimization techniques: comparative study, in IEEE International Conference on Electronics, Circuits and Systems (ICECS) (Greece, 2010), pp. 82\u201384","DOI":"10.1109\/ICECS.2010.5724459"},{"key":"634_CR28","doi-asserted-by":"crossref","unstructured":"M. Rezvani, S. Ardalan, K. Raahemifar, High gain, low power, CMOS current reused LNA with noise optimization, in IEEE Electrical and Computer Engineering Annual Canadian Conference (CCECE), (Canada, 2013), pp. 1\u20136","DOI":"10.1109\/CCECE.2013.6567811"},{"issue":"4","key":"634_CR29","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1016\/S0038-1101(02)00336-2","volume":"57","author":"J-M Sallese","year":"2003","unstructured":"J.-M. Sallese, M. Bucher, F. Krummenacher, P. Fazan, Inversion charge linearization in MOSFET modeling and rigorous derivation of the EKV compact model. Solid-State Electron. 57(4), 677\u2013683 (2003)","journal-title":"Solid-State Electron."},{"issue":"5","key":"634_CR30","doi-asserted-by":"crossref","first-page":"745","DOI":"10.1109\/4.568846","volume":"32","author":"DK Shaeffer","year":"1997","unstructured":"D.K. Shaeffer, T.H. Lee, A 1.5-V 1.5-GHz CMOS low noise amplifier. IEEE J. Solid-State Circuits 32(5), 745\u2013759 (1997)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"634_CR31","doi-asserted-by":"crossref","unstructured":"A. Shameli, P. Heydari, A novel optimization technique for ultra-low power RFICs, in International Symposium on Low Power Electronics and Design (ISLPED) (Germany, 2006), pp. 274\u2013279","DOI":"10.1145\/1165573.1165639"},{"key":"634_CR32","doi-asserted-by":"crossref","unstructured":"A. Shameli, P. Heydari, Ultra-low power RFIC design using moderately inverted MOSFETs: an analytical\/experimental study, in IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (USA, 2006), pp. 470\u2013473","DOI":"10.1109\/RFIC.2006.1651193"},{"issue":"12","key":"634_CR33","doi-asserted-by":"crossref","first-page":"1380","DOI":"10.1109\/LED.2008.2006863","volume":"29","author":"I Song","year":"2008","unstructured":"I. Song, J. Jeon, H.-S. John, J. Kim, B.G. Park, J.D. Lee, H. Shin, A simple figure of merit for RF MOSFET for low noise amplifier design. IEEE Electron Device Lett. 29(12), 1380\u20131382 (2008)","journal-title":"IEEE Electron Device Lett."},{"key":"634_CR34","unstructured":"T. St\u00fccke, Energieeffiziente HF-Front-End-Schaltungsarchitekturen am Beispiel von ZigBee-Empf\u00e4ngern, PhD Thesis (Universit\u00e4t Duisburg-Essen, Duisburg, Germany, 2007)"},{"key":"634_CR35","doi-asserted-by":"crossref","unstructured":"T. St\u00fccke, N. Christoffers, R. Kokozinski, S. Kolnsberg, B.J. Hosticka, The impact of technology parameters on the performance of common-gate LNAs, in International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES) (Poland, 2006), pp. 74\u201377","DOI":"10.1109\/MIXDES.2006.1706638"},{"key":"634_CR36","doi-asserted-by":"crossref","unstructured":"T. Taris, J.B. Begueret, Y. Deval, A 60\u00a0 $$\\mu $$ \u03bc W LNA for 2.4 GHz wireless sensors network applications, in IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (USA, 2011), pp. 23\u201328","DOI":"10.1109\/RFIC.2011.5940633"},{"key":"634_CR37","doi-asserted-by":"crossref","unstructured":"S. Thijs, M.I. Natarajan, D. Linten, V. Vassilev, T. Daenen, A. Scholten, R. Degraeve, P. Wambacq, G. Groesenken, ESD protection for a 5.5\u00a0GHz LNA in 90 nm RF CMOS-Implementation concepts, constraints and solutions, in IEEE Electrical Overstress\/Electrostatic Discharge Symposium (EOS\/ESD 2004), (USA, 2004), pp. 1\u201310","DOI":"10.1109\/EOSESD.2004.5272635"},{"key":"634_CR38","doi-asserted-by":"crossref","unstructured":"S. Toofan, A. Abrishamifar, A. Razhmati, M. Graziano, G.R. Lahiji, S.A. Moniri, A 5.5-GHz 3\u00a0mW LNA with inductive degenerative CMOS LNA noise figure calculation in IEEE International Conference on Microelectronics (ICM) (UAE, 2008), pp. 308\u2013312","DOI":"10.1109\/ICM.2008.5393535"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-017-0634-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0634-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0634-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T08:15:01Z","timestamp":1750839301000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-017-0634-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8,30]]},"references-count":38,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2017,12]]}},"alternative-id":["634"],"URL":"https:\/\/doi.org\/10.1007\/s00034-017-0634-2","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,8,30]]}}}