{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,26]],"date-time":"2025-06-26T04:06:03Z","timestamp":1750910763022,"version":"3.41.0"},"reference-count":23,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1007\/s00034-017-0638-y","type":"journal-article","created":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T12:41:11Z","timestamp":1504269671000},"page":"4789-4808","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["An Aging-Aware Reliable FinFET-Based Low-Power 32-Word $$\\times $$ \u00d7 32-bit Register File"],"prefix":"10.1007","volume":"36","author":[{"given":"Vikas","family":"Mahor","sequence":"first","affiliation":[]},{"given":"Manisha","family":"Pattanaik","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,9,1]]},"reference":[{"issue":"11","key":"638_CR1","doi-asserted-by":"publisher","first-page":"1975","DOI":"10.1109\/TVLSI.2012.2227850","volume":"21","author":"AN Bhoj","year":"2013","unstructured":"A.N. Bhoj, N.K. Jha, Design of logic gates and flip-flops in high-performance FinFET technology. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 21(11), 1975\u20131988 (2013)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"638_CR2","unstructured":"A. Cortex, A72 processor user manual (2016)"},{"issue":"9","key":"638_CR3","doi-asserted-by":"publisher","first-page":"1608","DOI":"10.1016\/j.microrel.2006.07.043","volume":"46","author":"R Fernandez","year":"2006","unstructured":"R. Fernandez, R. Rodrguez, M. Nafra, X. Aymerich, B. Kaczer, G. Groeseneken, FinFET and MOSFET preliminary comparison of gate oxide reliability. Microelectron. Reliab. 46(9), 1608\u20131611 (2006)","journal-title":"Microelectron. Reliab."},{"issue":"7","key":"638_CR4","doi-asserted-by":"publisher","first-page":"1196","DOI":"10.1109\/TVLSI.2014.2334136","volume":"23","author":"N Gong","year":"2015","unstructured":"N. Gong et al., Tm-rf: Aging-aware power-efficient register file design for modern microprocessors. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(7), 1196\u20131209 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"8","key":"638_CR5","doi-asserted-by":"publisher","first-page":"2019","DOI":"10.1109\/TED.2012.2198065","volume":"59","author":"S Khandelwal","year":"2012","unstructured":"S. Khandelwal, Y.S. Chauhan, D.D. Lu, S. Venugopalan, M.A.U. Karim, A.B. Sachid, B.Y. Nguyen, O. Rozeau, O. Faynot, A.M. Niknejad et al., BSIM-IMG: A compact model for ultrathin-body SOI MOSFETs with back-gate control. IEEE Trans. Electron Devices 59(8), 2019\u20132026 (2012)","journal-title":"IEEE Trans. Electron Devices"},{"key":"638_CR6","doi-asserted-by":"crossref","unstructured":"S. Khan, I. Agbo, S. Hamdioui, H. Kukner, B. Kaczer, P. Raghavan, and F. Catthoor, Bias temperature instability analysis of FinFET based SRAM cells, in Proceedings of the Conference on Design, Automation & Test in Europe (European Design and Automation Association, 2014), p. 31","DOI":"10.7873\/DATE2014.044"},{"issue":"12","key":"638_CR7","doi-asserted-by":"crossref","first-page":"1327","DOI":"10.1016\/j.mejo.2011.09.009","volume":"42","author":"MH Kaffashian","year":"2011","unstructured":"M.H. Kaffashian, R. Lotfi, K. Mafinezhad, H. Mahmoodi, Impact of NBTI on performance of domino logic circuits in nano-scale CMOS. Microelectron. J. 42(12), 1327\u20131334 (2011)","journal-title":"Microelectron. J."},{"issue":"2","key":"638_CR8","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1109\/LED.2006.889236","volume":"28","author":"Z Lu","year":"2007","unstructured":"Z. Lu, J.G. Fossum, Short-channel effects in independent-gate FinFETs. Electron Device Lett. IEEE 28(2), 145\u2013147 (2007)","journal-title":"Electron Device Lett. IEEE"},{"key":"638_CR9","doi-asserted-by":"publisher","unstructured":"V. Mahor, M. Pattanaik, A state-of-the-art current mirror-based reliable wide fan-in FinFET domino OR gate design. Circuits Syst. Signal Process. (2017). doi: 10.1007\/s00034-017-0571-0","DOI":"10.1007\/s00034-017-0571-0"},{"key":"638_CR10","doi-asserted-by":"crossref","unstructured":"M. Makabe, T. Kubota, T. Kitano, Bias-temperature degradation of pMOSFETs: Mechanism and suppression, in Reliability Physics Symposium, Proceedings. 38th Annual 2000 IEEE International (IEEE, 2000), pp. 205\u2013209","DOI":"10.1109\/RELPHY.2000.843916"},{"key":"638_CR11","unstructured":"C. Ma et al., A unified FinFET reliability model including high K gate stack dynamic threshold voltage, hot carrier injection, and negative bias temperature instability, in IEEE International Symposium on Quality of Electronic Design (ISQED) (2009), pp. 7\u201312"},{"issue":"3","key":"638_CR12","doi-asserted-by":"publisher","first-page":"460","DOI":"10.1109\/TSM.2012.2192143","volume":"25","author":"H Mostafa","year":"2012","unstructured":"H. Mostafa, M. Anis, M. Elmasry, NBTI and process variations compensation circuits using adaptive body bias. IEEE Trans. Semicond. Manuf. 25(3), 460\u2013467 (2012)","journal-title":"IEEE Trans. Semicond. Manuf."},{"issue":"9","key":"638_CR13","doi-asserted-by":"publisher","first-page":"2046","DOI":"10.1109\/TED.2005.855063","volume":"52","author":"M Masahara","year":"2005","unstructured":"M. Masahara et al., Demonstration, analysis, and device design considerations for independent DG MOSFETs. IEEE Trans. Electron Devices 52(9), 2046\u20132053 (2005)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"1","key":"638_CR14","first-page":"5","volume":"21","author":"F Oboril","year":"2015","unstructured":"F. Oboril, M.B. Tahoori, Exploiting instruction set encoding for aging-aware microprocessor design. ACM Trans. Design Autom. Electron. Syst. (TODAES) 21(1), 5 (2015)","journal-title":"ACM Trans. Design Autom. Electron. Syst. (TODAES)"},{"issue":"8","key":"638_CR15","doi-asserted-by":"publisher","first-page":"2735","DOI":"10.1109\/TVLSI.2016.2519385","volume":"24","author":"D Rossi","year":"2016","unstructured":"D. Rossi et al., Reliable power gating with NBTI aging benefits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(8), 2735\u20132744 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"9","key":"638_CR16","doi-asserted-by":"publisher","first-page":"3066","DOI":"10.1007\/s00034-015-0199-x","volume":"35","author":"BS Reniwal","year":"2016","unstructured":"B.S. Reniwal, V. Vijayvargiya, S.K. Vishvakarma, D. Dwivedi, Ultra-fast current mode sense amplifier for small iCELL SRAM in FinFET with improved offset tolerance. Circuits Syst. Signal Process. 35(9), 3066\u20133085 (2016)","journal-title":"Circuits Syst. Signal Process."},{"issue":"4","key":"638_CR17","doi-asserted-by":"publisher","first-page":"218","DOI":"10.1049\/iet-cds.2011.0253","volume":"6","author":"SS Rathod","year":"2012","unstructured":"S.S. Rathod, A.K. Saxena, S. Dasgupta, Analysis of double-gate FinFET-based address decoder for radiation-induced single-event-transients. Circuits Devices Syst. IET 6(4), 218\u2013226 (2012)","journal-title":"Circuits Devices Syst. IET"},{"issue":"3","key":"638_CR18","doi-asserted-by":"publisher","first-page":"337","DOI":"10.1109\/TCAD.2010.2097310","volume":"30","author":"M Rostami","year":"2011","unstructured":"M. Rostami, K. Mohanram, Dual-independent-gate FinFETs for low power logic circuits. IEEE Trans. Comput. Aided Design Integr. Circuits Syst. 30(3), 337\u2013349 (2011)","journal-title":"IEEE Trans. Comput. Aided Design Integr. Circuits Syst."},{"issue":"2","key":"638_CR19","doi-asserted-by":"publisher","first-page":"584","DOI":"10.1109\/4.52187","volume":"25","author":"T Sakurai","year":"1990","unstructured":"T. Sakurai, A. Richard, Newton. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE J. Solid-State Circuits 25(2), 584\u2013594 (1990)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"638_CR20","unstructured":"Synopsys, Hspice users manual: Simulation and analysis (2016)"},{"key":"638_CR21","doi-asserted-by":"crossref","unstructured":"B. Tudor et. al., MOSRA: An efficient and versatile mos aging modeling and reliability analysis solution for 45nm and below, in 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT) (IEEE, 2010)","DOI":"10.1109\/ICSICT.2010.5667399"},{"key":"638_CR22","doi-asserted-by":"crossref","unstructured":"T. Yang et al. 14.7 In-situ techniques for In-Field sensing of NBTI degradation in an SRAM register file, in 2015 IEEE International Solid-State Circuits Conference-(ISSCC) (IEEE, 2015)","DOI":"10.1109\/ISSCC.2015.7063027"},{"key":"638_CR23","doi-asserted-by":"crossref","unstructured":"Y. Zhang, S. Chen, L. Peng, S. Chen, Mitigating nbti degradation on FinFET GPUs through exploiting device heterogeneity, in IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (IEEE, 2014), pp. 577\u2013582","DOI":"10.1109\/ISVLSI.2014.21"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-017-0638-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0638-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0638-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T13:17:08Z","timestamp":1750857428000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-017-0638-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9,1]]},"references-count":23,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2017,12]]}},"alternative-id":["638"],"URL":"https:\/\/doi.org\/10.1007\/s00034-017-0638-y","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2017,9,1]]},"assertion":[{"value":"28 April 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 August 2017","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 August 2017","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 September 2017","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}