{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T10:21:00Z","timestamp":1758709260266,"version":"3.37.3"},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"12","license":[{"start":{"date-parts":[[2017,8,30]],"date-time":"2017-08-30T00:00:00Z","timestamp":1504051200000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1007\/s00034-017-0640-4","type":"journal-article","created":{"date-parts":[[2017,8,30]],"date-time":"2017-08-30T08:28:33Z","timestamp":1504081713000},"page":"4809-4828","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["A Low-Voltage PLL Design Using a New Calibration Technique for Low-Power Implantable Biomedical Systems"],"prefix":"10.1007","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1456-7158","authenticated-orcid":false,"given":"Yu-Lung","family":"Lo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Hsiang","family":"Ho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,8,30]]},"reference":[{"key":"640_CR1","volume-title":"CMOS Analog Circuit Design","author":"PE Allen","year":"2002","unstructured":"P.E. Allen, D.R. Holberg, CMOS Analog Circuit Design (Oxford University Press, New York, 2002)"},{"key":"640_CR2","unstructured":"J. Bae, S. Radhapuram, I. Jo, T. Kihara, T. Matsuoka, A low-voltage design of controller-based ADPLL for implantable biomedical devices, in IEEE Biomedical Circuits and Systems Conference (2015), pp. 1\u20134"},{"issue":"8","key":"640_CR3","doi-asserted-by":"crossref","first-page":"1896","DOI":"10.1109\/JSSC.2012.2196315","volume":"47","author":"WH Chen","year":"2012","unstructured":"W.H. Chen, W.F. Loke, B. Jung, A 0.5-V, 440-\n                        $$\\upmu $$\n                        \n                            \n                                            \n                                \u03bc\n                            \n                        \n                    W frequency synthesizer for implantable medical devices. IEEE J. Solid State Circuits 47(8), 1896\u20131907 (2012)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"5","key":"640_CR4","doi-asserted-by":"crossref","first-page":"849","DOI":"10.1109\/TCSI.2010.2089559","volume":"58","author":"KH Cheng","year":"2011","unstructured":"K.H. Cheng, Y.C. Tsai, Y.L. Lo, J.S. Huang, A 0.5-V 0.4\u20132.24-GHz inductorless phase-locked loop in a system-on-chip. IEEE Trans. Circuits Syst. I Regul. Pap. 58(5), 849\u2013859 (2011)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"640_CR5","unstructured":"FCC Rules and Regulations 47 CFR Part 95, Subparts E (95.601-95.673) and I (95.1201-95.1219) Personal Radio Services (2002). \n                        https:\/\/www.ecfr.gov\/cgi-bin\/text-idx?SID=6f17364a17caccdf29dbddacb84ad912&mc=true&node=sp47.5.95.e&rgn=div6\n                        \n                     and \n                        https:\/\/www.ecfr.gov\/cgi-bin\/text-idx?SID=6f17364a17caccdf29dbddacb84ad912&mc=true&node=sp47.5.95.i&rgn=div6"},{"issue":"4","key":"640_CR6","doi-asserted-by":"crossref","first-page":"1604","DOI":"10.1007\/s00034-016-0380-x","volume":"36","author":"AK George","year":"2017","unstructured":"A.K. George, P. Sumathi, Mono-component AM-FM signal decomposition based on discrete second-order generalized integrator phase-locked loop. Circuits Syst. Signal Process. 36(4), 1604\u20131620 (2017)","journal-title":"Circuits Syst. Signal Process."},{"key":"640_CR7","doi-asserted-by":"crossref","unstructured":"B. Ghafari, L. Koushaeian, F. Goodarzy, New architecture for an ultra-low power and low noise PLL for biomedical applications, in IEEE Global High Tech Congress on Electronics (2013), pp. 61\u201362","DOI":"10.1109\/GHTCE.2013.6767241"},{"key":"640_CR8","unstructured":"B. Ghafari, L. Koushaeian, F. Goodarzy, An ultralow power and small size PLL for wearable and implantable medical sensors, in IEEE Consumer Communications and Networking Conference (2012), pp. 409\u2013412"},{"key":"640_CR9","unstructured":"R. Gu, S. Ramaswamy, Fractional-N phase locked loop design and applications, in IEEE International Conference on ASIC (2007), pp. 327\u2013332"},{"issue":"4","key":"640_CR10","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1109\/TBCAS.2013.2280913","volume":"8","author":"Y Hong","year":"2014","unstructured":"Y. Hong, S.G. Kim, B.H. Kim, S.J. Ha, H.J. Lee, G.H. Yun, J.G. Yook, Noncontact proximity vital sign sensor based on PLL for sensitivity enhancement. IEEE Trans. Biomed. Circuits Syst. 8(4), 584\u2013593 (2014)","journal-title":"IEEE Trans. Biomed. Circuits Syst."},{"issue":"8","key":"640_CR11","doi-asserted-by":"crossref","first-page":"592","DOI":"10.1016\/j.mejo.2011.09.012","volume":"43","author":"HY Huang","year":"2012","unstructured":"H.Y. Huang, C.C. Wu, C.H. Luo, An MICS band frequency synthesizer using active inductor and auto-calibration scheme. Microelectron. J. 43(8), 592\u2013599 (2012)","journal-title":"Microelectron. J."},{"issue":"1","key":"640_CR12","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1109\/JSSC.2014.2347353","volume":"50","author":"M Igarashi","year":"2015","unstructured":"M. Igarashi, T. Uemura, R. Mori, H. Kishibe, M. Nagayama, M. Taniguchi, K. Wakahara, T. Saito, M. Fujigaya, K. Fukuoka, K. Nii, T. Kataoka, T. Hattori, A 28 nm high-k\/MG heterogeneous multi-core mobile application processor with 2 GHz cores and low-power 1 GHz cores. IEEE J. Solid State Circuits 50(1), 92\u2013101 (2015)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"4","key":"640_CR13","doi-asserted-by":"crossref","first-page":"1063","DOI":"10.1109\/JSSC.2013.2297399","volume":"49","author":"MS Lin","year":"2014","unstructured":"M.S. Lin, C.C. Tsai, C.H. Chang, W.H. Huang, Y.Y. Hsu, S.C. Yang, C.M. Fu, M.H. Chou, T.C. Huang, C.F. Chen, T.C. Huang, S. Adham, M.J. Wang, W.W. Shen, A. Mehta, A 1 Tbit\/s bandwidth 1024 b PLL\/DLL-Less eDRAM PHY using 0.3 V 0.105 mW\/Gbps low-swing IO for CoWoS application. IEEE J. Solid State Circuits 49(4), 1063\u20131074 (2014)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"4","key":"640_CR14","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/JSSC.2015.2413513","volume":"50","author":"CH Lee","year":"2015","unstructured":"C.H. Lee, L. Kabalican, Y. Ge, H. Kwantono, G. Unruh, M. Chambers, I. Fujimori, A 2.7 GHz to 7 GHz fractional-N LC-PLL utilizing multi-metal layer SoC technology in 28 nm CMOS. IEEE J. Solid State Circuits 50(4), 1\u201311 (2015)","journal-title":"IEEE J. Solid State Circuits"},{"key":"640_CR15","doi-asserted-by":"crossref","unstructured":"K.W. Li, K.N. Leung, A low-power MICS fractional-N frequency synthesizer for implantable biomedical systems, in IEEE Asia Pacific Conference on Circuits and Systems (2012), pp. 168\u2013171","DOI":"10.1109\/APCCAS.2012.6418998"},{"issue":"5","key":"640_CR16","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1109\/TCSII.2009.2019160","volume":"56","author":"YL Lo","year":"2009","unstructured":"Y.L. Lo, W.B. Yang, T.S. Chao, K.H. Cheng, Designing an ultra-low voltage phase-locked loop using a bulk-driven technique. IEEE Trans. Circuits Syst. II Express Br. 56(5), 339\u2013343 (2009)","journal-title":"IEEE Trans. Circuits Syst. II Express Br."},{"issue":"2","key":"640_CR17","doi-asserted-by":"crossref","first-page":"340","DOI":"10.1109\/JSSC.2006.889360","volume":"42","author":"YJ Lai","year":"2007","unstructured":"Y.J. Lai, T.H. Lin, An agile VCO frequency calibration technique for a 10-GHz CMOS PLL. IEEE J. Solid State Circuits 42(2), 340\u2013349 (2007)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"1","key":"640_CR18","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/JSSC.2013.2284651","volume":"49","author":"A Musa","year":"2014","unstructured":"A. Musa, W. Deng, T. Siriburanon, M. Miyahara, K. Okada, A. Matsuzawa, A compact, low-power and low-jitter dual-loop injection locked PLL using all-digital PVT calibration. IEEE J. Solid State Circuits 49(1), 50\u201360 (2014)","journal-title":"IEEE J. Solid State Circuits"},{"key":"640_CR19","doi-asserted-by":"crossref","unstructured":"U. Nanda, D.P. Acharya, S.K. Patra, Design of a low noise PLL for GSM application, in International Conference on Circuits, Controls and Communications (2013), pp.1\u20134","DOI":"10.1109\/CCUBE.2013.6718578"},{"issue":"9","key":"640_CR20","doi-asserted-by":"crossref","first-page":"2709","DOI":"10.1007\/s00034-014-9785-6","volume":"33","author":"U Nanda","year":"2014","unstructured":"U. Nanda, D.P. Acharya, S.K. Patra, A new transmission gate cascode current mirror charge pump for fast locking low noise PLL. Circuits Syst. Signal Process. 33(9), 2709\u20132718 (2014)","journal-title":"Circuits Syst. Signal Process."},{"issue":"9","key":"640_CR21","doi-asserted-by":"crossref","first-page":"3381","DOI":"10.1109\/TMTT.2013.2274964","volume":"61","author":"HG Park","year":"2013","unstructured":"H.G. Park, J. Lee, J.A. Jang, J.H. Jang, D.S. Lee, H. Kim, S.J. Kim, S.G. Lee, K.Y. Lee, An ultra-low-power super regeneration oscillator-based transceiver with 177-\n                        $$\\upmu $$\n                        \n                            \n                                            \n                                \u03bc\n                            \n                        \n                    W leakage-compensated PLL and automatic quench waveform generator. IEEE Trans. Microw. Theory Tech. 61(9), 3381\u20133390 (2013)","journal-title":"IEEE Trans. Microw. Theory Tech."},{"key":"640_CR22","unstructured":"W. Rhee, A. Ali, B. Song, A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order \n                        $$\\Delta \\Sigma $$\n                        \n                            \n                                            \n                                \n                                    \u0394\n                                    \u03a3\n                                \n                            \n                        \n                     modulator, in IEEE International Solid State Circuits Conference (2000), pp. 198\u2013199"},{"key":"640_CR23","doi-asserted-by":"crossref","unstructured":"W. Rhee, Design of high-performance CMOS charge pumps in phase-locked loops, in IEEE International Symposium on Circuits and Systems (1999), pp. 545\u2013548","DOI":"10.1109\/ISCAS.1999.780807"},{"issue":"2","key":"640_CR24","doi-asserted-by":"crossref","first-page":"206","DOI":"10.1109\/TBCAS.2014.2307696","volume":"8","author":"B Schlecker","year":"2014","unstructured":"B. Schlecker, M. Dukic, B. Erickson, M. Ortmanns, G. Fantner, J. Anders, Single-cycle-PLL detection for real-time FM-AFM applications. IEEE Trans. Biomed. Circuits Syst. 8(2), 206\u2013215 (2014)","journal-title":"IEEE Trans. Biomed. Circuits Syst."},{"issue":"4","key":"640_CR25","doi-asserted-by":"crossref","first-page":"513","DOI":"10.1109\/TBCAS.2012.2220545","volume":"7","author":"J Yang","year":"2013","unstructured":"J. Yang, E. Skafidas, A low power MICS band phase-locked loop for high resolution retinal prosthesis. IEEE Trans. Biomed. Circuits Syst. 7(4), 513\u2013525 (2013)","journal-title":"IEEE Trans. Biomed. Circuits Syst."},{"issue":"2","key":"640_CR26","doi-asserted-by":"crossref","first-page":"216","DOI":"10.1109\/82.917794","volume":"48","author":"WST Yan","year":"2001","unstructured":"W.S.T. Yan, H.C. Luong, A 900-MHz CMOS low-phase-noise voltage-controlled ring oscillator. IEEE Trans. Circuits Syst. II Express Br. 48(2), 216\u2013221 (2001)","journal-title":"IEEE Trans. Circuits Syst. II Express Br."},{"issue":"11","key":"640_CR27","doi-asserted-by":"crossref","first-page":"3828","DOI":"10.1109\/TMTT.2006.884629","volume":"54","author":"XP Yu","year":"2006","unstructured":"X.P. Yu, M.A. Do, W.M. Lim, K.S. Yeo, J.G. Ma, Design and optimization of the extended true single-phase clock-based prescaler. IEEE Trans. Microw. Theory Tech. 54(11), 3828\u20133835 (2006)","journal-title":"IEEE Trans. Microw. Theory Tech."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-017-0640-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0640-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0640-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,9,27]],"date-time":"2017-09-27T03:36:59Z","timestamp":1506483419000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-017-0640-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,8,30]]},"references-count":27,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2017,12]]}},"alternative-id":["640"],"URL":"https:\/\/doi.org\/10.1007\/s00034-017-0640-4","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2017,8,30]]}}}