{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T10:29:28Z","timestamp":1758709768100,"version":"3.41.0"},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"name":"National High Technology Research and Development Program of China","award":["2011AA010403"],"award-info":[{"award-number":["2011AA010403"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61474134"],"award-info":[{"award-number":["61474134"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2018,4]]},"DOI":"10.1007\/s00034-017-0645-z","type":"journal-article","created":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T11:47:45Z","timestamp":1504266465000},"page":"1479-1504","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Design of 0.35-ps RMS Jitter 4.4\u20135.6-GHz Frequency Synthesizer with Adaptive Frequency Calibration Using 55-nm CMOS Technology"],"prefix":"10.1007","volume":"37","author":[{"given":"Yusong","family":"Qiu","sequence":"first","affiliation":[]},{"given":"Lei","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Feng","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2017,9,1]]},"reference":[{"issue":"5","key":"645_CR1","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/MCD.2004.1343243","volume":"20","author":"A Aktas","year":"2004","unstructured":"A. Aktas, M. Ismail, CMOS PLL calibration techniques. IEEE Circuits Devices Mag. 20(5), 6\u201311 (2004). doi: 10.1109\/MCD.2004.1343243","journal-title":"IEEE Circuits Devices Mag."},{"issue":"4","key":"645_CR2","doi-asserted-by":"publisher","first-page":"274","DOI":"10.1109\/LMWC.2007.892966","volume":"17","author":"S Broussev","year":"2007","unstructured":"S. Broussev, T. Lehtonen, N. Tchamov, A wideband low phase-noise LC-VCO with programmable $$K_{{ VCO}}$$ K V C O . IEEE Microwave Wirel. Compon. Lett. 17(4), 274\u2013276 (2007). doi: 10.1109\/LMWC.2007.892966","journal-title":"IEEE Microwave Wirel. Compon. Lett."},{"issue":"1","key":"645_CR3","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1109\/TCSI.2012.2215751","volume":"60","author":"D Cai","year":"2013","unstructured":"D. Cai, H. Fu, J. Ren, W. Li, N. Li, H. Yu, K. Yeo, A dividerless PLL with low power and low reference spur by aperture-phase detector and phase-to-analog converter. IEEE Trans. Circuits Syst.-I, Regul. Pap. 60(1), 37\u201350 (2013). doi: 10.1109\/TCSI.2012.2215751","journal-title":"IEEE Trans. Circuits Syst.-I, Regul. Pap."},{"issue":"9","key":"645_CR4","doi-asserted-by":"publisher","first-page":"2079","DOI":"10.1109\/JSSC.2008.2001873","volume":"43","author":"Z Cao","year":"2008","unstructured":"Z. Cao, Y. Li, S. Yan, A 0.4ps-rms-jitter 1\u20133GHz ring-oscillator PLL using phase-noise pre-amplification. IEEE J. Solid-State Circuits 43(9), 2079\u20132089 (2008). doi: 10.1109\/JSSC.2008.2001873","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"9","key":"645_CR5","doi-asserted-by":"publisher","first-page":"1809","DOI":"10.1109\/JSSC.2010.2053094","volume":"45","author":"X Gao","year":"2010","unstructured":"X. Gao, E. Klumperink, G. Socci, M. Bohsali, B. Nauta, Spur reduction techniques for phase-locked loops exploiting a sub-sampling phase detector. IEEE J. Solid-State Circuits 45(9), 1809\u20131821 (2010). doi: 10.1109\/JSSC.2010.2053094","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"645_CR6","doi-asserted-by":"publisher","first-page":"117","DOI":"10.1109\/TCSII.2008.2010189","volume":"56","author":"X Gao","year":"2009","unstructured":"X. Gao, E. Klumperink, P. Geraedts, B. Nauta, Jitter analysis and a benchmarking figure-of-merit for phase-locked loops. IEEE Trans. Circuits Syst.-II, Express Br. 56(2), 117\u2013121 (2009). doi: 10.1109\/TCSII.2008.2010189","journal-title":"IEEE Trans. Circuits Syst.-II, Express Br."},{"issue":"6","key":"645_CR7","doi-asserted-by":"publisher","first-page":"1307","DOI":"10.1109\/JSSC.2011.2124970","volume":"46","author":"D Huang","year":"2011","unstructured":"D. Huang, W. Li, J. Zhou, N. Li, J. Chen, A frequency synthesizer with optimally coupled QVCO and harmonic-rejection SSBmixer for multi-standard wireless receiver. IEEE J. Solid-State Circuits 46(6), 1307\u20131320 (2011). doi: 10.1109\/JSSC.2011.2124970","journal-title":"IEEE J. Solid-State Circuits"},{"key":"645_CR8","unstructured":"T. Jang, X. Nan, F. Liu, J. Shin, H. Ryu, J. Kim, T. Kim, J. Park, H. Park, A $$0.026 \\text{mm}^{2}$$ 0.026 mm 2 5.3mW 32-to-2000 MHz digital fractional-N phase locked-loop using a phase-interpolating phase-to-digital converter. in IEEE International Solid-State Circuits Conference (ISSCC), pp. 254\u2013255 (2013)"},{"issue":"5","key":"645_CR9","doi-asserted-by":"publisher","first-page":"399","DOI":"10.1109\/TCSII.2007.914896","volume":"55","author":"J Kim","year":"2008","unstructured":"J. Kim, J. Shin, S. Kim, H. Shin, A wide-band CMOS LC VCO with linearized coarse tuning characteristics. IEEE Trans. Circuits Syst.-II, Express Br. 55(5), 399\u2013403 (2008). doi: 10.1109\/TCSII.2007.914896","journal-title":"IEEE Trans. Circuits Syst.-II, Express Br."},{"key":"645_CR10","doi-asserted-by":"crossref","unstructured":"M. Kondou, A. Matsuda, H. Yamazaki, O. Kobayashi, A $$0.3\\text{ mm }^{2}$$ 0.3 mm 2 90-to-770 MHz fractional-N synthesizer for a digital TV tuner. in IEEE International Solid-State Circuits Conference (ISSCC) Digest of Technical Papers, vol 248, (2010)","DOI":"10.1109\/ISSCC.2010.5433939"},{"key":"645_CR11","doi-asserted-by":"crossref","unstructured":"J . Lee, K. Kim, J. Lee, T. Jang, S. Cho, A 480-MHz to 1-GHz sub-picosecond clock generator with a fast and accurate automatic frequency calibration in 0.13- $$\\mu \\text{ m }$$ \u03bc m CMOS. in IEEE Asian Solid-State Circuits Conference, pp. 67\u201370 (2007)","DOI":"10.1109\/ASSCC.2007.4425733"},{"issue":"4","key":"645_CR12","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/JSSC.2015.2413513","volume":"50","author":"C Lee","year":"2015","unstructured":"C. Lee, L. Kabalican, Y. Ge et al., A 2.7GHz to 7GHz fractional-N LC-PLL utilizing multi-metal layer SoC technology in 28nm CMOS. IEEE J. Solid-State Circuits 50(4), 1\u20139 (2015). doi: 10.1109\/JSSC.2014.2371136","journal-title":"IEEE J. Solid-State Circuits"},{"key":"645_CR13","doi-asserted-by":"publisher","first-page":"783","DOI":"10.1002\/cta.659","volume":"39","author":"M Li","year":"2011","unstructured":"M. Li, S. Zhang, S. Wang, R. Zhou, A fully-integrated CMOS UWB transceiver for ultra-low-power short-range application. Int. J. Circuit Theory Appl. 39, 783\u2013790 (2011)","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"2","key":"645_CR14","doi-asserted-by":"publisher","first-page":"340","DOI":"10.1109\/JSSC.2006.889360","volume":"42","author":"T Lin","year":"2007","unstructured":"T. Lin, Y. Lai, An agile VCO frequency calibration technique for a 10-GHz CMOS PLL. IEEE J. Solid-State Circuits 42(2), 340\u2013349 (2007). doi: 10.1109\/JSSC.2006.889360","journal-title":"IEEE J. Solid-State Circuits"},{"key":"645_CR15","doi-asserted-by":"crossref","unstructured":"J. Liu, S. Jeon, T. Jang, D. Kim, J. Kim, J. Park, H. Park, A 0.8V, sub-mW, varactor-tuning ring-oscillator-based clock generator in 32 nm CMOS. in IEEE Asian Solid-State Circuits Conference, pp. 337\u2013340 (2011)","DOI":"10.1109\/ASSCC.2011.6123582"},{"issue":"4","key":"645_CR16","doi-asserted-by":"publisher","first-page":"928","DOI":"10.1109\/TMTT.2009.2014449","volume":"57","author":"L Lu","year":"2009","unstructured":"L. Lu, J. Chen, Y. Lu, H. Min, Z. Tang, An 18-mW 1.175-2-GHz frequency synthesizer with constant bandwidth for DVB-tuners. IEEE Trans. Microw. Theory Tech. 57(4), 928\u2013937 (2009). doi: 10.1109\/TMTT.2009.2014449","journal-title":"IEEE Trans. Microw. Theory Tech."},{"issue":"5","key":"645_CR17","doi-asserted-by":"publisher","first-page":"1151","DOI":"10.1109\/JSSC.2013.2252515","volume":"48","author":"S Min","year":"2013","unstructured":"S. Min, T. Copani, S. Kiaei et al., A 90-nm CMOS 5-GHz ring-oscillator PLL with delay-discriminator-based active phase-noise cancellation. IEEE J. Solid-State Circuits 48(5), 1151\u20131160 (2013). doi: 10.1109\/JSSC.2013.2252515","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"8","key":"645_CR18","doi-asserted-by":"publisher","first-page":"524","DOI":"10.1109\/LMWC.2009.2024846","volume":"19","author":"Y Moon","year":"2009","unstructured":"Y. Moon, Y. Roh, C. Jeong, C. Yoo, A 4.39-5.26 GHz LC-tank CMOS voltage-controlled oscillator with small VCO-gain variation. IEEE Microw. Wirel. Compon. Lett. 19(8), 524\u2013526 (2009). doi: 10.1109\/LMWC.2009.2024846","journal-title":"IEEE Microw. Wirel. Compon. Lett."},{"issue":"2","key":"645_CR19","first-page":"53","volume":"30","author":"Y Pan","year":"2011","unstructured":"Y. Pan, Y. Huang, Z. Hong, A 3\u20135GHz low-phase noise fractional-N frequency synthesizer with AFC for GSM\/PCS\/DCS\/WCDMA transceivers. IEEE Int. Symp. Radio-Freq. Integr. Technol. (RFIT) 30(2), 53\u201356 (2011)","journal-title":"IEEE Int. Symp. Radio-Freq. Integr. Technol. (RFIT)"},{"issue":"3","key":"645_CR20","doi-asserted-by":"publisher","first-page":"665","DOI":"10.1109\/JSSC.2011.2179733","volume":"47","author":"J Shin","year":"2012","unstructured":"J. Shin, H. Shin, A 1.9-3.8GHz fractional-N PLL frequency synthesizer with fast auto-calibration of loop bandwidth and VCO frequency. IEEE J. Solid-State Circuits 47(3), 665\u2013675 (2012). doi: 10.1109\/JSSC.2011.2179733","journal-title":"IEEE J. Solid-State Circuits"},{"key":"645_CR21","unstructured":"J. Shu, Z. Li, A fast AFC loop with low power consumption, low phase noise LC VCO. in International Conference on Multimedia Technology (ICMT), pp. 1580\u20131587 (2013)"},{"key":"645_CR22","doi-asserted-by":"crossref","unstructured":"K. Sogo, A. Toya, T. Kikkawa, A ring-VCO-based sub-sampling PLL CMOS circuit with -119dBc\/Hz phase noise and 0.73ps. in Proceedings of European Solid-State Circuits Conference (ESSCIRC), pp. 253\u2013256 (2012)","DOI":"10.1109\/ESSCIRC.2012.6341333"},{"issue":"3","key":"645_CR23","doi-asserted-by":"publisher","first-page":"170","DOI":"10.1109\/MSP.2014.2302331","volume":"31","author":"M Sugawara","year":"2014","unstructured":"M. Sugawara, S. Choi, D. Wood, Ultra-high-definition television (Rec. ITU-R BT.2020): a generational leap in the evolution of television [standards in a nutshell]. IEEE Signal Process. Mag. 31(3), 170\u2013174 (2014)","journal-title":"IEEE Signal Process. Mag."},{"issue":"9","key":"645_CR24","doi-asserted-by":"publisher","first-page":"2149","DOI":"10.1109\/TCSI.2011.2114735","volume":"58","author":"Y Sun","year":"2011","unstructured":"Y. Sun, J. Qiao, X. Yu, W. Rhee, B. Park, Z. Wang, A continuously tunable hybrid LC-VCO PLL with mixed-mode dual-path control and Bi-level $$\\Delta -\\Sigma $$ \u0394 - \u03a3 modulated coarse tuning. IEEE Trans. Circuits Syst.-I, Regul. Pap. 58(9), 2149\u20132158 (2011). doi: 10.1109\/TCSI.2011.2114735","journal-title":"IEEE Trans. Circuits Syst.-I, Regul. Pap."},{"issue":"2","key":"645_CR25","doi-asserted-by":"publisher","first-page":"427","DOI":"10.1109\/JSSC.2008.2010792","volume":"44","author":"T Wu","year":"2009","unstructured":"T. Wu, P. Hanumolu, K. Mayaram, U. Moon, Method for a constant loop bandwidth in LC_VCO PLL frequency synthesizers. IEEE J. Solid-State Circuits 44(2), 427\u2013435 (2009). doi: 10.1109\/JSSC.2008.2010792","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"645_CR26","doi-asserted-by":"publisher","first-page":"3206","DOI":"10.1109\/TMTT.2011.2168972","volume":"59","author":"Z Xu","year":"2011","unstructured":"Z. Xu, Q. Gu, Y. Wu, H. Jian, M. Chang, A 70\u201378-GHz integrated CMOS frequency synthesizer for $$W$$ W -band satellite communications. IEEE Trans. Microw. Theory Tech. 59(12), 3206\u20133218 (2011). doi: 10.1109\/TMTT.2011.2168972","journal-title":"IEEE Trans. Microw. Theory Tech."},{"key":"645_CR27","doi-asserted-by":"publisher","unstructured":"Y. You, D. Huang, J. Chen, S. Chakraborty, A 12GHz 67% tuning range 0.37ps $${\\mathit{RJ}_{{}rms}}$$ RJ r m s PLL with LC-VCO temperature compensation scheme in 0.13um CMOS. in IEEE Radio Frequency Integrated Circuit Symposium (RFIC), pp. 101\u2013104. (2014) doi: 10.1109\/RFIC.2014.6851669","DOI":"10.1109\/RFIC.2014.6851669"},{"issue":"5","key":"645_CR28","doi-asserted-by":"publisher","first-page":"1188","DOI":"10.1109\/TCSI.2013.2249177","volume":"60","author":"B Zhao","year":"2013","unstructured":"B. Zhao, Y. Lian, H. Yang, A low-power fast-settling bond-wire frequency synthesizer with a dynamic-bandwidth scheme. IEEE Trans. Circuits Syst.-I, Regul. Pap. 60(5), 1188\u20131199 (2013). doi: 10.1109\/TCSI.2013.2249177","journal-title":"IEEE Trans. Circuits Syst.-I, Regul. Pap."},{"issue":"2","key":"645_CR29","doi-asserted-by":"publisher","first-page":"848","DOI":"10.1109\/TMTT.2012.2233493","volume":"61","author":"J Zhou","year":"2013","unstructured":"J. Zhou, W. Li, D. Huang et al., A 0.4-6GHz frequency synthesizer using dual-mode VCO for software-defined radio. IEEE Trans. Microw. Theory Tech. 61(2), 848\u2013859 (2013). doi: 10.1109\/TMTT.2012.2233493","journal-title":"IEEE Trans. Microw. Theory Tech."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-017-0645-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0645-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0645-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,25]],"date-time":"2025-06-25T13:14:56Z","timestamp":1750857296000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-017-0645-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9,1]]},"references-count":29,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2018,4]]}},"alternative-id":["645"],"URL":"https:\/\/doi.org\/10.1007\/s00034-017-0645-z","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2017,9,1]]},"assertion":[{"value":"3 August 2015","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 August 2017","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 August 2017","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"1 September 2017","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}