{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:02:18Z","timestamp":1740135738881,"version":"3.37.3"},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"7","license":[{"start":{"date-parts":[[2017,10,26]],"date-time":"2017-10-26T00:00:00Z","timestamp":1508976000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2018,7]]},"DOI":"10.1007\/s00034-017-0692-5","type":"journal-article","created":{"date-parts":[[2017,10,26]],"date-time":"2017-10-26T14:46:08Z","timestamp":1509029168000},"page":"2665-2693","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["An Evaluation of the Equivalent Inverter Modeling Approach"],"prefix":"10.1007","volume":"37","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4286-6553","authenticated-orcid":false,"given":"Ioannis","family":"Messaris","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christina","family":"Galani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maria","family":"Ntogramatzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikolaos","family":"Karagiorgos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Panagiotis","family":"Chaourani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Tzormpatzoglou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sotirios","family":"Goudos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Spyridon","family":"Nikolaidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,10,26]]},"reference":[{"issue":"2","key":"692_CR1","doi-asserted-by":"crossref","first-page":"302306","DOI":"10.1109\/4.658636","volume":"33","author":"L Bisdounis","year":"1998","unstructured":"L. Bisdounis, S. Nikolaidis, O. Koufopavlou, Analytical transient response and propagation delay evaluation of the CMOS inverter for short-channel devices. IEEE J. Solid State Circuits 33(2), 302306 (1998)","journal-title":"IEEE J. Solid State Circuits"},{"key":"692_CR2","doi-asserted-by":"crossref","unstructured":"P. Chaourani, S. Nikolaidis, A unified CMOS inverter model for planar and FinFET nanoscale technologies, in 17th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, vol. 4 (2014) pp. 242245","DOI":"10.1109\/DDECS.2014.6868799"},{"key":"692_CR3","doi-asserted-by":"crossref","unstructured":"P. Chaourani, I. Messaris, N. Fasarakis, M. Ntogramatzi, S. Goudos, S. Nikolaidis, An analytical model for the CMOS inverter, in 2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS (2014)","DOI":"10.1109\/PATMOS.2014.6951894"},{"issue":"5","key":"692_CR4","doi-asserted-by":"crossref","first-page":"557","DOI":"10.1109\/43.759070","volume":"18","author":"A Chatzigeorgiou","year":"1999","unstructured":"A. Chatzigeorgiou, S. Nikolaidis, I. Tsoukalas, A modeling technique for CMOS gates. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 18(5), 557\u2013575 (1999)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"1","key":"692_CR5","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1109\/TCSI.2011.2158704","volume":"59","author":"E Consoli","year":"2012","unstructured":"E. Consoli, G. Giustolisi, G. Palumbo, An accurate ultra-compact I-V model fornanometer MOS transistors with applications on digital circuits. IEEE Trans. Circuits Syst. 59(1), 159\u2013169 (2012)","journal-title":"IEEE Trans. Circuits Syst."},{"key":"692_CR6","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1109\/MDT.2012.2183573","volume":"29","author":"NR Dhanwada","year":"2012","unstructured":"N.R. Dhanwada, D.J. Hathaway, J. Frenkil, W.R. Davis, H. Demircioglu, Leakage power contributor modeling. IEEE Des. Test Comput. 29, 71\u201378 (2012)","journal-title":"IEEE Des. Test Comput."},{"key":"692_CR7","doi-asserted-by":"crossref","unstructured":"C. Galani, A. Tsormpatzoglou, P. Chaourani, I. Messaris, S. Nikolaidis, A study for replacing CMOS gates by equivalent inverters, in Proceedings of the IEEE International Symposium on Circuits and System, vol. 2015, July (2015) pp. 18381841","DOI":"10.1109\/ISCAS.2015.7169014"},{"key":"692_CR8","unstructured":"M. Gao, Z. Ye, Y. Peng, Y. Wang, Z. Yu, A comprehensive model for gate delay under process variation and different driving and loading conditions, in Proceedings of the 11th International Symposium on Quality Electronic Design, ISQED (2010) pp. 406412"},{"issue":"8","key":"692_CR9","doi-asserted-by":"crossref","first-page":"329","DOI":"10.1109\/55.57923","volume":"11","author":"G Groeseneken","year":"1990","unstructured":"G. Groeseneken, J.P. Colinge, H.E. Maes, J.C. Alderman, S. Holt, Temperature dependence of threshold voltage in thin-film SOI MOSFETs. IEEE Electron Device Lett. 11(8), 329\u2013331 (1990)","journal-title":"IEEE Electron Device Lett."},{"issue":"2","key":"692_CR10","doi-asserted-by":"crossref","first-page":"250","DOI":"10.1109\/TCAD.2009.2035539","volume":"29","author":"Z Huang","year":"2010","unstructured":"Z. Huang, A. Kurokawa, M. Hashimoto, T. Sato, M. Jiang, Y. Inoue, Modeling the overshooting effect for CMOS inverter delay analysis in nanometer technologies. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(2), 250\u2013260 (2010)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"5","key":"692_CR11","doi-asserted-by":"crossref","first-page":"1025","DOI":"10.1142\/S021812661000658X","volume":"19","author":"A Kabbani","year":"2010","unstructured":"A. Kabbani, Complex CMOS gate collapsing technique and its application to transient time. J. Circuits Syst. Comput. 19(5), 1025\u20131040 (2010)","journal-title":"J. Circuits Syst. Comput."},{"key":"692_CR12","doi-asserted-by":"crossref","unstructured":"N. Karagiorgos, I. Messaris, M. Ntogramatzi, C. Galani, S. Nikolaidis, Modeling leakage currents of different CMOS cells by the power contributors method, in ACM International Conference Proceeding Series, vol. 0103, October (2015)","DOI":"10.1145\/2801948.2801976"},{"key":"692_CR13","doi-asserted-by":"crossref","unstructured":"I. Messaris, N. Karagiorgos, P. Chaourani, S. Nikolaidis, Static gate power consumption model based on power contributors, in 2014 Conference on Design of Circuits and Integrated Circuits (DCIS) (2014), p. 15","DOI":"10.1109\/DCIS.2014.7035531"},{"key":"692_CR14","unstructured":"Nangate Inc., FreePDK45 Open Cell Library, Version 1.3 (2009), http:\/\/www.si2.org\/openeda.si2.org\/projects\/nangatelib"},{"key":"692_CR15","unstructured":"D. Ntioudis, C. Kalonakis, P. Giannakou, C. Antoniadis, G. Stamoulis, P. Tsompanopoulou, N. Evmorfopoulos, J. Moondanos, G. Dimiriu, CCSOpt: a continuous gate-level resizing tool, in International Conference on Modern Circuits And Systems Technologies (MOCAST) (Thessaloniki, Greece, May 14\u201315, 2015)"},{"key":"692_CR16","unstructured":"Predictive Technology Model (PTM), 45nm BSIM4 model card for bulk CMOS V1.0 (2006), http:\/\/www.eas.asu.edu\/ptm\/"},{"key":"692_CR17","unstructured":"Synopsys, CCS Timing Technical White Paper, User Manual (2006), p. 115"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-017-0692-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0692-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0692-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,5]],"date-time":"2019-10-05T02:19:42Z","timestamp":1570241982000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-017-0692-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10,26]]},"references-count":17,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2018,7]]}},"alternative-id":["692"],"URL":"https:\/\/doi.org\/10.1007\/s00034-017-0692-5","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2017,10,26]]}}}