{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,29]],"date-time":"2025-06-29T04:10:08Z","timestamp":1751170208550,"version":"3.41.0"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"9","license":[{"start":{"date-parts":[[2017,12,21]],"date-time":"2017-12-21T00:00:00Z","timestamp":1513814400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2018,9]]},"DOI":"10.1007\/s00034-017-0734-z","type":"journal-article","created":{"date-parts":[[2017,12,21]],"date-time":"2017-12-21T10:58:32Z","timestamp":1513853912000},"page":"4049-4064","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Geometric Programming-Based Power Optimization and Design Automation for a Digitally Controlled Pulse Width Modulator"],"prefix":"10.1007","volume":"37","author":[{"given":"P.","family":"Rajeswari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Shekar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Devi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Purushothaman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2017,12,21]]},"reference":[{"issue":"1","key":"734_CR1","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/54.124513","volume":"9","author":"BAA Antao","year":"1992","unstructured":"B.A.A. Antao, A.J. Brodersen, Techniques for synthesis of analog integrated circuits. IEEE Des. Test Comput. 9(1), 8\u201318 (1992)","journal-title":"IEEE Des. Test Comput."},{"issue":"12","key":"734_CR2","doi-asserted-by":"crossref","first-page":"1940","DOI":"10.1109\/TCAD.2017.2681062","volume":"36","author":"M Bhanja","year":"2017","unstructured":"M. Bhanja, B.N. Ray, Synthesis procedure of configurable building block based linear and nonlinear analog circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 36(12), 1940\u20131953 (2017)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"734_CR3","doi-asserted-by":"crossref","unstructured":"S.P. Boyd, S.-J. Kim, D.D. Patil, M.A. Horowitz, 2005. Digital Circuit Optimization via Geometric Programming. pp. 899\u2013932 (2006)","DOI":"10.1287\/opre.1050.0254"},{"issue":"8","key":"734_CR4","doi-asserted-by":"crossref","first-page":"26","DOI":"10.1109\/6.7160","volume":"25","author":"LR Carley","year":"1988","unstructured":"L.R. Carley, R.A. Rutenbar, How to automate analog IC designs. IEEE Spectr. 25(8), 26\u201330 (1988)","journal-title":"IEEE Spectr."},{"issue":"1","key":"734_CR5","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1109\/4235.985694","volume":"6","author":"D Chen","year":"2002","unstructured":"D. Chen, T. Aoki, N. Homma, T. Terasaki, T. Higuchi, Graph-based evolutionary design of arithmetic circuits. IEEE Trans. Evol. Comput. 6(1), 86\u2013100 (2002)","journal-title":"IEEE Trans. Evol. Comput."},{"key":"734_CR6","doi-asserted-by":"crossref","unstructured":"Y.-T. Chien, D. Chen, J.-H. Lou, G.-K. Ma, R.A. Rutenbar, T. Mukherjee, Designer-driven topology optimization for pipelined analog to digital converters, in Design, Automation and Test in Europe, pp. 279\u2013280 (2005)","DOI":"10.1109\/DATE.2005.119"},{"issue":"5","key":"734_CR7","doi-asserted-by":"crossref","first-page":"680","DOI":"10.1109\/TCSI.2002.1001958","volume":"49","author":"M Conti","year":"2002","unstructured":"M. Conti et al., Layout-based statistical modeling for the prediction of the matching properties of MOS transistors. IEEE Trans. Circuits Syst. I Fundam. Theory Appl. 49(5), 680\u2013685 (2002)","journal-title":"IEEE Trans. Circuits Syst. I Fundam. Theory Appl."},{"key":"734_CR8","doi-asserted-by":"crossref","unstructured":"A. DeHon, K.K. Likharev, Hybrid CMOS\/nanoelectronic digital circuits: devices, architectures, and design automation, in IEEE\/ACM International Conference on Computer-Aided Design, pp. 375\u2013382 (2005)","DOI":"10.1109\/ICCAD.2005.1560097"},{"issue":"6","key":"734_CR9","doi-asserted-by":"crossref","first-page":"464","DOI":"10.1119\/1.1934274","volume":"24","author":"LE Dunbar","year":"1956","unstructured":"L.E. Dunbar, Curve fitting. Am. J. Phys. 24(6), 464\u2013464 (1956)","journal-title":"Am. J. Phys."},{"key":"734_CR10","doi-asserted-by":"crossref","unstructured":"A. Garimella, L. M. Kalyani-Garimella, R. Romero, J. Ramirez-Angulo, R. G. Carvajal, A. J. Lopez-Martin, Versatile multidecade CMOS voltage controlled oscillator with accurate amplitude and PWM control, in 50th Midwest Symposium on Circuits and Systems, pp. 45\u201348 (2007)","DOI":"10.1109\/MWSCAS.2007.4488537"},{"issue":"1","key":"734_CR11","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/43.905671","volume":"20","author":"MD Hershenson","year":"2001","unstructured":"M.D. Hershenson, S.P. Boyd, T.H. Lee, Optimal design of a CMOS op-amp via geometric programming. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 20(1), 1\u201321 (2001)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"734_CR12","doi-asserted-by":"crossref","unstructured":"L. Hernandez, E. Prefasi, S. Paton, P. Rombouts, Analysis of VCO based noise shaping ADCs linearized by PWM modulation, in 19th IEEE International Conference on Electronics, Circuits, and Systems, pp. 352\u2013355 (2012)","DOI":"10.1109\/ICECS.2012.6463729"},{"key":"734_CR13","unstructured":"M. Horowitz, E. Alon, D. Patil, S. Naffziger, R. Kumar, K. Bernstein, Scaling, power, and the future of CMOS, in IEEE International Meeting on Electron Devices Meeting, pp. 7\u201315 (2005)"},{"issue":"5","key":"734_CR14","doi-asserted-by":"crossref","first-page":"1835","DOI":"10.1109\/TVLSI.2015.2494063","volume":"24","author":"CP Huang","year":"2016","unstructured":"C.P. Huang, J.M. Lin, Y.T. Shyu, S.J. Chang, A. Systematic, Design methodology of asynchronous SAR ADCs. IEEE Trans. Very Large Scale Integr. VLSI Syst. 24(5), 1835\u20131848 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"734_CR15","doi-asserted-by":"crossref","unstructured":"W. Jung, Y. Mortazavi, B.L. Evans, A. Hassibi, An all-digital PWM-based Delta-Sigma ADC with an inherently matched multi-bit quantizer, in 26th Custom Integrated Circuits Conference, pp. 1\u20134 (2014)","DOI":"10.1109\/CICC.2014.6945989"},{"key":"734_CR16","doi-asserted-by":"crossref","unstructured":"K. Jeppson, A learning tool MOSFET model: A stepping-stone from the square-law model to BSIM4, in 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation, pp. 39\u201344 (2013)","DOI":"10.1109\/PATMOS.2013.6662153"},{"issue":"4","key":"734_CR17","doi-asserted-by":"crossref","first-page":"397","DOI":"10.1007\/s11081-007-9011-5","volume":"8","author":"SJ Kim","year":"2007","unstructured":"S.J. Kim, S.P. Boyd, S. Yun et al., A heuristic for optimizing stochastic activity networks with applications to statistical digital circuit sizing. Optim. Eng. 8(4), 397\u2013430 (2007)","journal-title":"Optim. Eng."},{"issue":"2","key":"734_CR18","doi-asserted-by":"crossref","first-page":"832","DOI":"10.1109\/TVLSI.2010.2041077","volume":"19","author":"J Kim","year":"2011","unstructured":"J. Kim et al., Multilevel power optimization of pipelined A\/D converters. IEEE Trans. Very Large Scale Integr. 19(2), 832\u2013845 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr."},{"issue":"3","key":"734_CR19","doi-asserted-by":"crossref","first-page":"1457","DOI":"10.1007\/s11071-015-2252-5","volume":"82","author":"N Nedic","year":"2015","unstructured":"N. Nedic, V. Stojanovic, V. Djordjevic, Optimal control of hydraulically driven parallel robot platform based on firefly algorithm. Nonlinear Dyn. 82(3), 1457\u20131473 (2015)","journal-title":"Nonlinear Dyn."},{"issue":"3","key":"734_CR20","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1109\/43.489099","volume":"15","author":"ES Ochotta","year":"1996","unstructured":"E.S. Ochotta, R.A. Rutenbar, L.R. Carley, Synthesis of high-performance analog circuits in ASTRX\/OBLX. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 15(3), 273\u2013294 (1996)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"734_CR21","unstructured":"F. Padilla, A. Torres, et al., Evolvable metaheuristics on circuit design, in Advances in Analog Circuits (2014) (chapter 16)"},{"key":"734_CR22","doi-asserted-by":"crossref","unstructured":"D. Patil, S. Yun, S.J. Kim, A. Cheung, M. Horowitz, S. Boyd, A new method for design of robust digital circuits. in 6th International Symposium on Quality Electronic Design, pp. 676\u2013681 (2005)","DOI":"10.1109\/ISQED.2005.11"},{"issue":"5","key":"734_CR23","doi-asserted-by":"crossref","first-page":"1433","DOI":"10.1109\/JSSC.1989.572629","volume":"24","author":"MJM Pelgrom","year":"1989","unstructured":"M.J.M. Pelgrom et al., Matching properties of MOS transistors. IEEE J. Solid State Circuits 24(5), 1433\u20131439 (1989)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"9","key":"734_CR24","doi-asserted-by":"crossref","first-page":"2749","DOI":"10.1007\/s00034-015-9988-5","volume":"34","author":"A Purushothaman","year":"2015","unstructured":"A. Purushothaman, C.D. Parikh, A new delay model and geometric programming-based design automation for latched comparators. Circuits Syst. Signal Process. 34(9), 2749\u20132764 (2015)","journal-title":"Circuits Syst. Signal Process."},{"key":"734_CR25","doi-asserted-by":"crossref","unstructured":"A. Purushothaman, MINLP based power optimization for pipelined ADC, in IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Pittsburgh, pp. 508\u2013511 (2016)","DOI":"10.1109\/ISVLSI.2016.64"},{"key":"734_CR26","unstructured":"S. Rao, B. Young, A. Elshazly, W. Yin, N. Sasidhar, P.K. Hanumolu, A 71dB SFDR open loop VCO-based ADC using 2-level PWM modulation, in 24th Symposium on VLSI Circuits-Digest of Technical Papers, pp. 270\u2013271 (2011)"},{"issue":"1","key":"734_CR27","doi-asserted-by":"crossref","first-page":"332","DOI":"10.1007\/s10957-015-0706-z","volume":"168","author":"V Stojanovic","year":"2016","unstructured":"V. Stojanovic, N. Nedic, A nature inspired parameter tuning approach to cascade control for hydraulically driven parallel robot platform. J. Optim. Theory Appl. 168(1), 332\u2013347 (2016)","journal-title":"J. Optim. Theory Appl."},{"issue":"2","key":"734_CR28","doi-asserted-by":"crossref","first-page":"218","DOI":"10.1109\/43.370422","volume":"14","author":"C Toumazou","year":"1995","unstructured":"C. Toumazou, C.A. Makris, Analog IC design automation. I. Automated circuit generation: new concepts and methods. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 14(2), 218\u2013238 (1995)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"12","key":"734_CR29","doi-asserted-by":"crossref","first-page":"2527","DOI":"10.1109\/TVLSI.2013.2294402","volume":"22","author":"I Vaisband","year":"2014","unstructured":"I. Vaisband, M. Azhar, E.G. Friedman, S. K\u00f6se, Digitally controlled pulse width modulator for on-chip power management. IEEE Trans. Very Large Scale Integr. VLSI Syst. 22(12), 2527\u20132534 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"issue":"8","key":"734_CR30","doi-asserted-by":"crossref","first-page":"1535","DOI":"10.1109\/TCSI.2005.851718","volume":"52","author":"J Yuan","year":"2005","unstructured":"J. Yuan, N. Farhat, J. Van der Spiegel, GBOPCAD: a synthesis tool for high-performance gain-boosted opamp design. IEEE Trans. Circuits Syst. I Regul. Pap. 52(8), 1535\u20131544 (2005)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-017-0734-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0734-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-017-0734-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,29]],"date-time":"2025-06-29T03:31:10Z","timestamp":1751167870000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-017-0734-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12,21]]},"references-count":30,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2018,9]]}},"alternative-id":["734"],"URL":"https:\/\/doi.org\/10.1007\/s00034-017-0734-z","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2017,12,21]]}}}