{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T13:36:12Z","timestamp":1762004172849,"version":"build-2065373602"},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2018,2,20]],"date-time":"2018-02-20T00:00:00Z","timestamp":1519084800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"funder":[{"DOI":"10.13039\/501100004567","name":"Ministry of Education, Government of the People\u2019s Republic of Bangladesh","doi-asserted-by":"publisher","award":["-56.00.0000.028.33.058.15-629"],"award-info":[{"award-number":["-56.00.0000.028.33.058.15-629"]}],"id":[{"id":"10.13039\/501100004567","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1007\/s00034-018-0770-3","type":"journal-article","created":{"date-parts":[[2018,2,20]],"date-time":"2018-02-20T19:08:40Z","timestamp":1519153720000},"page":"4384-4408","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["A Fast FPGA-Based BCD Adder"],"prefix":"10.1007","volume":"37","author":[{"given":"Mubin","family":"Ul Haque","sequence":"first","affiliation":[]},{"given":"Zarrin Tasnim","family":"Sworna","sequence":"additional","affiliation":[]},{"given":"Hafiz Md.","family":"Hasan Babu","sequence":"additional","affiliation":[]},{"given":"Ashis Kumer","family":"Biswas","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,2,20]]},"reference":[{"key":"770_CR1","doi-asserted-by":"crossref","unstructured":"O. Al-Khaleel, M. Al-Khaleel, Z. Al-QudahJ, C.A. Papachristou, K. Mhaidat, F.G. Wolff, Fast binary\/decimal adder\/subtractor with a novel correction-free bcd addition, in 2011 18th IEEE International Conference on Electronics, Circuits, and Systems, pp. 455\u2013459 (2011)","DOI":"10.1109\/ICECS.2011.6122311"},{"key":"770_CR2","doi-asserted-by":"crossref","unstructured":"O.D. Al-Khaleel, N.H. Tuli, K.M. Mhaidat, Fpga implementation of binary coded decimal digit adders and multipliers, in 2012 8th International Symposium on Mechatronics and its Applications, pp. 1\u20135 (2012)","DOI":"10.1109\/ISMA.2012.6215199"},{"key":"770_CR3","doi-asserted-by":"crossref","unstructured":"A. Benoit, H. Larchevque, P. Renaud-Goud, Optimal algorithms and approximation algorithms for replica placement with distance constraints in tree networks, in 2012 IEEE 26th International Parallel and Distributed Processing Symposium, pp. 1022\u20131033 (2012)","DOI":"10.1109\/IPDPS.2012.95"},{"key":"770_CR4","doi-asserted-by":"crossref","unstructured":"G.\u00a0Bioul, M.\u00a0Vazquez, J.P.\u00a0Deschamps, G.\u00a0Sutter, Decimal addition in fpga, in 5th Southern Conference on Programmable Logic, 2009. SPL (IEEE, 2009), pp. 101\u2013108","DOI":"10.1109\/SPL.2009.4914894"},{"key":"770_CR5","doi-asserted-by":"publisher","first-page":"4:2","DOI":"10.1155\/2010\/219764","volume":"2010","author":"G Bioul","year":"2010","unstructured":"G. Bioul, M. Vazquez, J.P. Deschamps, G. Sutter, High-speed fpga 10\u2019s complement adders\u2013subtractors. Int. J. Reconfig. Comput. 2010, 4:2 (2010)","journal-title":"Int. J. Reconfig. Comput."},{"key":"770_CR6","doi-asserted-by":"crossref","unstructured":"S.\u00a0Gao, D.\u00a0Al-Khalili, N.\u00a0Chabini, An improved bcd adder using 6-lut fpgas, in: 10th IEEE International NEWCAS Conference, pp. 13\u201316 (2012)","DOI":"10.1109\/NEWCAS.2012.6328944"},{"issue":"5","key":"770_CR7","doi-asserted-by":"publisher","first-page":"956","DOI":"10.1109\/TC.2012.35","volume":"62","author":"L Han","year":"2013","unstructured":"L. Han, S.B. Ko, High-speed parallel decimal multiplication with redundant internal encodings. IEEE Trans. Comput. 62(5), 956\u2013968 (2013)","journal-title":"IEEE Trans. Comput."},{"key":"770_CR8","unstructured":"Inc\u00a0(Si2) Silicon Integration\u00a0Initiative, Cmos 45 nm open cell library, in http:\/\/www.si2.org\/openeda.si2org\/projects\/nangatelib . Access date: 14 March (2017)"},{"key":"770_CR9","doi-asserted-by":"crossref","unstructured":"S. Mishra, G. Verma, Low power and area efficient implementation of bcd adder on fpga, in: 2013 International Conference on Signal Processing and Communication (ICSC) (IEEE, 2013), pp. 461\u2013465","DOI":"10.1109\/ICSPCom.2013.6719834"},{"key":"770_CR10","doi-asserted-by":"crossref","unstructured":"Y. Ning, Z. Guo, S. Shen, B.\u00a0Peng, Design of data acquisition and storage system based on the fpga, in Procedia Engineering. International Workshop on Information and Electronics Engineering, vol. 29, pp. 2927\u20132931 (2012)","DOI":"10.1016\/j.proeng.2012.01.416"},{"key":"770_CR11","first-page":"2927","volume":"2017","author":"JM Pierre Langlois","year":"2017","unstructured":"J.M. Pierre Langlois, S. Gao, D. Al-Khalili, N. Chabini, Efficient realization of bcd multipliers using fpgas. Int. J. Reconfig. Comput. 2017, 2927\u20132931 (2017)","journal-title":"Int. J. Reconfig. Comput."},{"key":"770_CR12","doi-asserted-by":"crossref","unstructured":"K.\u00a0Pocek, R.\u00a0Tessier, A.\u00a0DeHon, Birth and adolescence of reconfigurable computing: a survey of the first 20 years of field-programmable custom computing machines, in 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines, pp. 1\u201317 (2013)","DOI":"10.1109\/FPGA.2013.6882273"},{"key":"770_CR13","doi-asserted-by":"crossref","unstructured":"C.\u00a0Sundaresan, C.V.S. Chaitanya, P.R. Venkateswaran, S. Bhat, J.\u00a0Mohan\u00a0Kumar, High speed bcd adder, in Proceedings of the 2011 2nd International Congress on Computer Applications and Computational Science ed. by F.L. Gaol, Q.V. Nguyen (Springer, Berlin 2012), pp. 113\u2013118","DOI":"10.1007\/978-3-642-28308-6_15"},{"key":"770_CR14","doi-asserted-by":"crossref","unstructured":"G.\u00a0Sutter, E.\u00a0Todorovich, G.\u00a0Bioul, M.\u00a0Vazquez, J.P. Deschamps, Fpga implementations of bcd multipliers, in 2009 International Conference on Reconfigurable Computing and FPGAs, pp. 36\u201341 (2009)","DOI":"10.1109\/ReConFig.2009.28"},{"key":"770_CR15","doi-asserted-by":"crossref","unstructured":"Z.T. Sworna, M. Ul Haque, H.M. Hasan Babu, A lut-based matrix multiplication using neural networks, in 2016 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1982\u20131985 (2016)","DOI":"10.1109\/ISCAS.2016.7538964"},{"issue":"3","key":"770_CR16","doi-asserted-by":"publisher","first-page":"163","DOI":"10.1049\/iet-cds.2015.0213","volume":"10","author":"ZT Sworna","year":"2016","unstructured":"Z.T. Sworna, M. Ul Haque, N. Tara, H.M. Hasan Babu, A.K. Biswas, Low-power and area efficient binary coded decimal adder design using a look up table-based field programmable gate array. IET Circuits Devices Syst. 10(3), 163\u2013172 (2016)","journal-title":"IET Circuits Devices Syst."},{"key":"770_CR17","unstructured":"A. Vazquez, F. De\u00a0Dinechin, Multi-operand decimal adder trees for FPGAs. Ph.D. thesis, INRIA (2010)"},{"key":"770_CR18","doi-asserted-by":"crossref","unstructured":"M. Vazquez, G. Sutter, G. Bioul, J.-P. Deschamps, Decimal adders\/subtractors in fpga: efficient 6-input lut implementations, in International Conference on Reconfigurable Computing and FPGAs, 2009. ReConFig\u201909 (IEEE, 2009), pp. 42\u201347","DOI":"10.1109\/ReConFig.2009.29"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-018-0770-3\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-018-0770-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-018-0770-3.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T22:46:40Z","timestamp":1751410000000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-018-0770-3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2,20]]},"references-count":18,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2018,10]]}},"alternative-id":["770"],"URL":"https:\/\/doi.org\/10.1007\/s00034-018-0770-3","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2018,2,20]]},"assertion":[{"value":"22 March 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 January 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 January 2018","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 February 2018","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}