{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,30]],"date-time":"2025-11-30T08:48:18Z","timestamp":1764492498707,"version":"3.37.3"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2018,5,17]],"date-time":"2018-05-17T00:00:00Z","timestamp":1526515200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1007\/s00034-018-0848-y","type":"journal-article","created":{"date-parts":[[2018,5,17]],"date-time":"2018-05-17T11:44:12Z","timestamp":1526557452000},"page":"173-190","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Area-Efficient Dual-Mode Fused Floating-Point Three-Term Adder"],"prefix":"10.1007","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1231-5128","authenticated-orcid":false,"given":"K.","family":"Thiruvenkadam","sequence":"first","affiliation":[]},{"given":"J.","family":"Ramesh","sequence":"additional","affiliation":[]},{"given":"Anjali S.","family":"Pillai","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,5,17]]},"reference":[{"issue":"12","key":"848_CR1","doi-asserted-by":"publisher","first-page":"1129","DOI":"10.1016\/j.sysarc.2008.05.004","volume":"54","author":"A Akkas","year":"2008","unstructured":"A. Akkas, Dual-mode floating-point adder architectures. J. Syst. Archit. 54(12), 1129\u20131142 (2008)","journal-title":"J. Syst. Archit."},{"key":"848_CR2","unstructured":"A. Akkas, Dual-mode quadruple precision floating-point adder, in Proceedings of the Euromicro Symposium Digital System (DSD\u201906) (2006), pp. 211\u2013220"},{"key":"848_CR3","unstructured":"J.D. Bruguera, T. Lang, Floating-point fused multiply-add: reduced latency for floating-point addition, in 17th IEEE Symposium on Computer Arithmetic (2005), pp. 42\u201351"},{"issue":"7","key":"848_CR4","doi-asserted-by":"publisher","first-page":"913","DOI":"10.1109\/TC.2010.121","volume":"60","author":"S Galal","year":"2011","unstructured":"S. Galal, M. Horowitz, Energy-efficient floating-point unit design. IEEE Trans. Comput. 60(7), 913\u2013922 (2011)","journal-title":"IEEE Trans. Comput."},{"key":"848_CR5","unstructured":"Y. Hida, X.S. Li, D.H. Bailey, Algorithms for quad-double precision floating point arithmetic, in Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 (2001), pp. 155\u2013162"},{"key":"848_CR6","unstructured":"IEEE Std 754-1985, IEEE Standard for Binary Floating-Point Arithmetic (IEEE, 1985)"},{"key":"848_CR7","unstructured":"IEEE standard 754-2008, IEEE Standard for Floating-Point Arithmetic. Technical Report (2008), pp. 1\u201370"},{"issue":"7","key":"848_CR8","doi-asserted-by":"publisher","first-page":"521","DOI":"10.1109\/TCSII.2014.2327314","volume":"61","author":"MK Jaiswal","year":"2014","unstructured":"M.K. Jaiswal, R.C.C. Cheung, M. Balakrishnan, Unified architecture for double\/two-parallel single precision floating point adder. IEEE Trans. Circuits Syst. 61(7), 521\u2013525 (2014)","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"8","key":"848_CR9","doi-asserted-by":"publisher","first-page":"988","DOI":"10.1109\/TC.2004.44","volume":"53","author":"T Lang","year":"2004","unstructured":"T. Lang, J.D. Bruguera, Floating-point multiply-add-fused with reduced latency. IEEE Trans. Comput. 53(8), 988\u20131003 (2004)","journal-title":"IEEE Trans. Comput."},{"key":"848_CR10","unstructured":"G. Marcus, P. Hinojosa, A. Avila, J. Nolazco-FIores, A fully synthesizable single-precision, floating-point adder\/substractor and multiplier in VHDL for general and educational use, in Proceedings of the Fifth IEEE International Caracas Conference on Devices, Circuits and Systems (2004), pp. 319\u2013323"},{"issue":"1","key":"848_CR11","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1109\/92.273153","volume":"2","author":"VG Oklobdzija","year":"1994","unstructured":"V.G. Oklobdzija, An algorithmic and novel design of a leading zero detector circuit: comparison with logic synthesis. IEEE Trans. Very Large Scale Integr. VLSI Syst. 2(1), 124\u2013128 (1994)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"848_CR12","unstructured":"H. Saleh, E.E. Swartzlander, A floating-point fused add-subtract unit, in 51st Midwest Symposium on Circuits and Systems (2008), pp. 519\u2013522"},{"key":"848_CR13","unstructured":"H.H. Saleh, E.E. Swartzlander, A floating-point fused dot product unit, in Proceedings of the IEEE International Conference Computer Design (2008), pp. 427\u2013431"},{"key":"848_CR14","unstructured":"E.M. Schwarz, M. Schmookler, S.D. Trong, Hardware implementations of denormalized numbers, in Proceedings of the 16th IEEE Symposium on Computer Arithmetic Metic (2003), pp. 70\u201378"},{"issue":"2","key":"848_CR15","doi-asserted-by":"publisher","first-page":"97","DOI":"10.1109\/TC.2004.1261822","volume":"53","author":"PM Seidel","year":"2004","unstructured":"P.M. Seidel, G. Even, Delay-optimized implementation of IEEE floating-point addition. IEEE Trans. Comput. 53(2), 97\u2013113 (2004)","journal-title":"IEEE Trans. Comput."},{"issue":"10","key":"848_CR16","doi-asserted-by":"publisher","first-page":"2285","DOI":"10.1109\/TCSI.2012.2188955","volume":"59","author":"J Sohn","year":"2012","unstructured":"J. Sohn, E.E. Swartzlander, Improved architectures for a fused floating-point add-subtract unit. IEEE Trans. Circuits Syst. I Reg. Pap. 59(10), 2285\u20132291 (2012)","journal-title":"IEEE Trans. Circuits Syst. I Reg. Pap."},{"issue":"10","key":"848_CR17","doi-asserted-by":"publisher","first-page":"2842","DOI":"10.1109\/TCSI.2014.2333680","volume":"61","author":"J Sohn","year":"2014","unstructured":"J. Sohn, E.E. Swartzlander, A fused floating-point three-term adder. IEEE Trans. Circuits Syst. I Regul. Pap. 61(10), 2842\u20132850 (2014)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"848_CR18","unstructured":"E.E. Swartzlander, H.H. Saleh, Fused floating-point arithmetic for DSP, in Proceedings of the 42nd Asilomar Conference on Signals, Systems and Computers (2008), pp. 767\u2013771"},{"key":"848_CR19","unstructured":"Y. Tao, G. Deyuan, F. Xiaoya, R. Xianglong, Three-operand floating-point adder, in IEEE 12th International Conference on Computer and Information Technology (2012), pp. 192\u2013196"},{"key":"848_CR20","unstructured":"A.F. Tenca, Multi-operand floating-point addition, in Proceedings of the 19th IEEE Symposium on Computer Arithmetic (ARITH \u201809) (2009), pp. 161\u2013168"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-018-0848-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-018-0848-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-018-0848-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T19:16:53Z","timestamp":1558034213000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-018-0848-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,5,17]]},"references-count":20,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2019,1]]}},"alternative-id":["848"],"URL":"https:\/\/doi.org\/10.1007\/s00034-018-0848-y","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2018,5,17]]},"assertion":[{"value":"27 October 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 May 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 May 2018","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"17 May 2018","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}