{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T01:33:11Z","timestamp":1768786391066,"version":"3.49.0"},"reference-count":14,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2018,6,23]],"date-time":"2018-06-23T00:00:00Z","timestamp":1529712000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1007\/s00034-018-0887-4","type":"journal-article","created":{"date-parts":[[2018,6,23]],"date-time":"2018-06-23T04:49:28Z","timestamp":1529729368000},"page":"498-511","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":37,"title":["Low-Power High-Frequency Phase Frequency Detector for Minimal Blind-Zone Phase-Locked Loops"],"prefix":"10.1007","volume":"38","author":[{"given":"Sobhan","family":"Sofimowloodi","sequence":"first","affiliation":[]},{"given":"Farhad","family":"Razaghian","sequence":"additional","affiliation":[]},{"given":"Mohammad","family":"Gholami","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,6,23]]},"reference":[{"key":"887_CR1","unstructured":"R.J. Baker, H.W. Li, D.E. Boyce, CMOS Circuit Design Layout and Simulation, IEEE Press Series on Microelectronics System (Wiley-IEEE Press, London, 2000), pp. 355\u2013361 and 383\u2013387"},{"key":"887_CR2","doi-asserted-by":"crossref","unstructured":"C.C. Chung, C.L. Chang, A wide-range all-digital delay-locked loop in 65\u00a0nm CMOS technology, in 2010 International Symposium on VLSI Design Automation and Test (VLSI-DAT), pp. 66\u201369, 26 Apr 2010","DOI":"10.1109\/VDAT.2010.5496693"},{"issue":"9","key":"887_CR3","doi-asserted-by":"publisher","first-page":"1809","DOI":"10.1109\/JSSC.2010.2053094","volume":"45","author":"X Gao","year":"2010","unstructured":"X. Gao, E. Klumperink, G. Socci, M. Bohsali, B. Nauta, Spur reduction techniques for phase-locked loops exploiting a sub-sampling phase detector. IEEE J. Solid-State Circuits 45(9), 1809\u20131821 (2010)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"5","key":"887_CR4","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1007\/s00034-013-9584-5","volume":"32","author":"M Gholami","year":"2013","unstructured":"M. Gholami, G. Ardeshir, Analysis of DLL jitter due to voltage-controlled delay line. Circuits Syst. Signal Process. 32(5), 35\u20132119 (2013)","journal-title":"Circuits Syst. Signal Process."},{"key":"887_CR5","doi-asserted-by":"publisher","first-page":"3549","DOI":"10.1007\/s00034-016-0485-2","volume":"36","author":"M Gholami","year":"2017","unstructured":"M. Gholami, Phase detector with minimal blind zone and reset time for GSamples\/s DLLs. Circuits Syst Signal Process. 36, 3549\u20133563 (2017)","journal-title":"Circuits Syst Signal Process."},{"issue":"6","key":"887_CR6","first-page":"9","volume":"24","author":"M Gholami","year":"2016","unstructured":"M. Gholami, Total jitter of delay-locked loops due to four main jitter sources. IEEE Trans. Very Large Scale Integr. Syst. 24(6), 9\u20132040 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"8","key":"887_CR7","doi-asserted-by":"publisher","first-page":"663","DOI":"10.1016\/j.mejo.2013.04.006","volume":"44","author":"S Kao","year":"2013","unstructured":"S. Kao, A delay-locked loop with self-calibration circuit for reducing phase error. Microelectron. J. 44(8), 663\u2013669 (2013)","journal-title":"Microelectron. J."},{"key":"887_CR8","doi-asserted-by":"crossref","unstructured":"S. Kazeminia, S.S. Mowloodi, K. Hadidi. Wide-range 16-phases DLL based on improved dead-zone phase detector and reduced gain charge pump, in 22nd Iranian Conference on Electrical Engineering (ICEE), May 2014","DOI":"10.1109\/IranianCEE.2014.6999518"},{"key":"887_CR9","doi-asserted-by":"publisher","first-page":"1550001","DOI":"10.1142\/S0218126615500012","volume":"24","author":"S Kazeminia","year":"2015","unstructured":"S. Kazeminia, S.S. Mowloodi, K. Hadidi, A 80-MHz-to-410-MHz 16-phases DLL based on improved dead-zone open-loop phase detector and reduced-gain charge pump. J. Circuits Syst. Comput. 24, 1550001 (2015)","journal-title":"J. Circuits Syst. Comput."},{"issue":"4","key":"887_CR10","doi-asserted-by":"publisher","first-page":"543","DOI":"10.3938\/jkps.40.543","volume":"40","author":"H Lee","year":"2002","unstructured":"H. Lee, T. Ahn, D. Jung, B. Park, Scheme for no dead zone, fast PFD design. J. Korean Phys. Soc. 40(4), 543\u2013545 (2002)","journal-title":"J. Korean Phys. Soc."},{"issue":"4","key":"887_CR11","first-page":"119","volume":"7","author":"F Modarresi","year":"2016","unstructured":"F. Modarresi, M. Ghasemzadeh, M. Mazlumi, A. Amini, T. Abolfathi, A low-jitter, full-differential PLL in 0.18\u00a0\u03bcm CMOS technology. Int. J. Microelectron. Comput. Sci. 7(4), 119\u2013122 (2016)","journal-title":"Int. J. Microelectron. Comput. Sci."},{"key":"887_CR12","doi-asserted-by":"publisher","first-page":"1479","DOI":"10.1007\/s00034-017-0645-z","volume":"37","author":"Y Qiu","year":"2018","unstructured":"Y. Qiu, L. Zhao, F. Zhang, Design of 0.35-ps RMS jitter 4.4\u20135.6-GHz frequency synthesizer with adaptive frequency calibration using 55-nm CMOS technology. Circuits Syst. Signal Process. 37, 1479\u20131504 (2018)","journal-title":"Circuits Syst. Signal Process."},{"issue":"14","key":"887_CR13","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1049\/el.2015.0653","volume":"51","author":"J Strzelecki","year":"2015","unstructured":"J. Strzelecki, S. Ren, Near-zero dead zone phase frequency detector with wide input frequency difference. Electron. Lett. 51(14), 61\u20131059 (2015)","journal-title":"Electron. Lett."},{"issue":"2","key":"887_CR14","first-page":"55","volume":"2","author":"KP Thakore","year":"2011","unstructured":"K.P. Thakore, H.C. Parmar, N.M. Devashrayee, High speed PFD with charge pump and loop filter for low jitter and low power PLL. IJECT 2(2), 55\u201359 (2011)","journal-title":"IJECT"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-018-0887-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-018-0887-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-018-0887-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,22]],"date-time":"2019-06-22T19:22:49Z","timestamp":1561231369000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-018-0887-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6,23]]},"references-count":14,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2019,2]]}},"alternative-id":["887"],"URL":"https:\/\/doi.org\/10.1007\/s00034-018-0887-4","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,6,23]]},"assertion":[{"value":"19 January 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 June 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 June 2018","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 June 2018","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}