{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,4]],"date-time":"2026-06-04T06:47:07Z","timestamp":1780555627646,"version":"3.54.1"},"reference-count":13,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2018,7,19]],"date-time":"2018-07-19T00:00:00Z","timestamp":1531958400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1007\/s00034-018-0897-2","type":"journal-article","created":{"date-parts":[[2018,7,19]],"date-time":"2018-07-19T11:39:33Z","timestamp":1532000373000},"page":"1099-1113","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":28,"title":["High-Throughput, Area-Efficient Architecture of 2-D Block FIR Filter Using Distributed Arithmetic Algorithm"],"prefix":"10.1007","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5296-7366","authenticated-orcid":false,"given":"Prashant","family":"Kumar","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Prabhat Chandra","family":"Shrivastava","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Manish","family":"Tiwari","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ganga Ram","family":"Mishra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2018,7,19]]},"reference":[{"issue":"7","key":"897_CR1","doi-asserted-by":"publisher","first-page":"1327","DOI":"10.1109\/TCSI.2005.851731","volume":"52","author":"DJ Allred","year":"2005","unstructured":"D.J. Allred, H. Yoo, V. Krishnan, W. Huang, D.V. Anderson, LMS adaptive filters using distributed arithmetic for high throughput. IEEE Trans. Circuits Syst. I Reg. Pap. 52(7), 1327\u20131337 (2005)","journal-title":"IEEE Trans. Circuits Syst. I Reg. Pap."},{"key":"897_CR2","doi-asserted-by":"crossref","unstructured":"P.Y. Chen, L.D. Van, H.C. Reddy, I.H. Khoo, Area-efficient 2-D digital filter architectures possessing diagonal and four-fold rotational symmetries, in Proceedings of the International Conference on Information, Communications and Signal Processing (ICICS) (Tainan, Taiwan, 2013), pp. 1\u20134","DOI":"10.1109\/ICICS.2013.6782888"},{"issue":"9","key":"897_CR3","doi-asserted-by":"publisher","first-page":"600","DOI":"10.1109\/TCSII.2011.2161168","volume":"58","author":"R Guo","year":"2011","unstructured":"R. Guo, L.S. DeBrunner, Two high-performance adaptive filter implementation schemes using distributed arithmetic. IEEE Trans. Circuits Syst. II Exp. Briefs 58(9), 600\u2013604 (2011)","journal-title":"IEEE Trans. Circuits Syst. II Exp. Briefs"},{"key":"897_CR4","doi-asserted-by":"crossref","unstructured":"I.H. Khoo, H.C. Reddy, L.D. Van, C.T. Lin, Generalized formulation of 2-D filter structures without global broadcast for VLSI implementation, in Proceedings of the IEEE MWSCAS (Seattle, WA, USA, 2010), pp. 426\u2013529","DOI":"10.1109\/MWSCAS.2010.5548755"},{"issue":"7","key":"897_CR5","doi-asserted-by":"publisher","first-page":"2934","DOI":"10.1007\/s00034-017-0698-z","volume":"37","author":"P Kumar","year":"2018","unstructured":"P. Kumar, P.C. Srivastava, M. Tiwari, A. Dhawan, ASIC implementation of area efficient high-throughput 2-D IIR filter using distributed arithmetic. Circuits Syst. Signal Process. 37(7), 2934\u20132957 (2018). \n                    https:\/\/doi.org\/10.1007\/s00034-017-0698-z","journal-title":"Circuits Syst. Signal Process."},{"issue":"2","key":"897_CR6","doi-asserted-by":"publisher","first-page":"313","DOI":"10.1109\/TCAD.2016.2584181","volume":"36","author":"X Lou","year":"2017","unstructured":"X. Lou, Y.J. Yu, P.K. Meher, Lower bound analysis and perturbation of critical path for area-time efficient multiple constant multiplications. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 36(2), 313\u2013324 (2017)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"897_CR7","unstructured":"P.K. Meher, S.Y. Park, High-throughput pipelined realization of adaptive FIR based on distributed arithmetic, in VLSI Symposium on Technical Digest (2011), pp. 428\u2013433"},{"issue":"4","key":"897_CR8","doi-asserted-by":"publisher","first-page":"921","DOI":"10.1109\/TSP.2012.2226453","volume":"61","author":"BK Mohanty","year":"2013","unstructured":"B.K. Mohanty, P.K. Meher, A high-performance energy-efficient architecture for FIR adaptive filter based on new distributed arithmetic formulation of block LMS algorithm. IEEE Trans. Signal Process. 61(4), 921\u2013932 (2013)","journal-title":"IEEE Trans. Signal Process."},{"issue":"1","key":"897_CR9","doi-asserted-by":"publisher","first-page":"120","DOI":"10.1109\/TCSI.2013.2265953","volume":"61","author":"BK Mohanty","year":"2014","unstructured":"B.K. Mohanty, P.K. Meher, S. Al-Maadeed, A. Amira, Memory footprint reduction for power-efficient realization of 2-D finite impulse response filters. IEEE Trans. Circuits Syst. I Reg. Pap. 61(1), 120\u2013133 (2014)","journal-title":"IEEE Trans. Circuits Syst. I Reg. Pap."},{"issue":"5","key":"897_CR10","doi-asserted-by":"publisher","first-page":"1926","DOI":"10.1109\/TVLSI.2015.2472964","volume":"24","author":"BK Mohanty","year":"2016","unstructured":"B.K. Mohanty, P.K. Meher, S.K. Patel, LUT optimization for distributed arithmetic based block least mean square adaptive filter. IEEE Trans. Very Large Scale Integr. Syst. Regul. Pap. 24(5), 1926\u20131935 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst. Regul. Pap."},{"key":"897_CR11","volume-title":"VLSI Digital Signal Processing Systems: Design and Implementation, ch. 7","author":"KK Parhi","year":"1999","unstructured":"K.K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation, ch. 7 (Wiley, New York, 1999)"},{"issue":"7","key":"897_CR12","doi-asserted-by":"publisher","first-page":"511","DOI":"10.1109\/TCSII.2014.2324418","volume":"61","author":"SY Park","year":"2014","unstructured":"S.Y. Park, P.K. Meher, Efficient FPGA and ASIC realizations of a DA-based reconfigurable FIR digital filter. IEEE Trans. Circuits Syst. II Exp. Briefs 61(7), 511\u2013515 (2014)","journal-title":"IEEE Trans. Circuits Syst. II Exp. Briefs"},{"key":"897_CR13","volume-title":"Image Processing: Theory, Algorithms, and Architectures","author":"MA Sid-Ahmed","year":"1995","unstructured":"M.A. Sid-Ahmed, Image Processing: Theory, Algorithms, and Architectures (McGraw-Hill, New York, 1995)"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-018-0897-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-018-0897-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-018-0897-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,18]],"date-time":"2019-07-18T19:15:48Z","timestamp":1563477348000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-018-0897-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,19]]},"references-count":13,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2019,3]]}},"alternative-id":["897"],"URL":"https:\/\/doi.org\/10.1007\/s00034-018-0897-2","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,7,19]]},"assertion":[{"value":"18 December 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"6 July 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 July 2018","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"19 July 2018","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}