{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T04:02:27Z","timestamp":1751860947655,"version":"3.41.0"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2018,8,30]],"date-time":"2018-08-30T00:00:00Z","timestamp":1535587200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1007\/s00034-018-0934-1","type":"journal-article","created":{"date-parts":[[2018,8,30]],"date-time":"2018-08-30T05:07:29Z","timestamp":1535605649000},"page":"1482-1505","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["An Auto-Calibrated Sense Amplifier with Offset Prediction Approach for Energy-Efficient SRAM"],"prefix":"10.1007","volume":"38","author":[{"given":"Bhupendra Singh","family":"Reniwal","sequence":"first","affiliation":[]},{"given":"Vikas","family":"Vijayvargiya","sequence":"additional","affiliation":[]},{"given":"Pooran","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Nand Kishor","family":"Yadav","sequence":"additional","affiliation":[]},{"given":"Santosh Kumar","family":"Vishvakarma","sequence":"additional","affiliation":[]},{"given":"Devesh","family":"Dwivedi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,8,30]]},"reference":[{"issue":"4","key":"934_CR1","doi-asserted-by":"publisher","first-page":"273","DOI":"10.1049\/el.2010.2817","volume":"46","author":"T Azam","year":"2010","unstructured":"T. Azam, B. Cheng, S. Roy, D.R.S. Cumming, Robust asymmetric 6T-SRAM cell for low-power operation in nano-CMOS technologies. IEEE Electron. Lett. 46(4), 273\u2013274 (2010)","journal-title":"IEEE Electron. Lett."},{"key":"934_CR2","doi-asserted-by":"crossref","unstructured":"M. Bhargava, M. McCartney, A. Hoefler, K. Mai, Low-overhead, digital offset compensated, SRAM sense amplifiers, in Proc. IEEE Custom Integr. Circuits Conf., pp. 705\u2013708","DOI":"10.1109\/CICC.2009.5280732"},{"key":"934_CR3","doi-asserted-by":"crossref","unstructured":"P. Bhatia, B.S. Reniwal, S.K. Vishvakarma, An offset-tolerant self-correcting sense amplifier for robust high speed SRAM, in Proc. IEEE, 19th International Symposium of VLSI Design & Test (VDAT), 2015, pp. 1\u20136","DOI":"10.1109\/ISVDAT.2015.7208082"},{"issue":"4","key":"934_CR4","doi-asserted-by":"publisher","first-page":"658","DOI":"10.1109\/4.913744","volume":"36","author":"AJ Bhavnagarwala","year":"2001","unstructured":"A.J. Bhavnagarwala, X. Tang, J.D. Meindl, The impact of intrinsic device fluctuations on CMOS SRAM cell stability. IEEE J. Solid-State Circuits 36(4), 658\u2013665 (2001)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"934_CR5","doi-asserted-by":"publisher","first-page":"864","DOI":"10.1109\/JSSC.2012.2235013","volume":"48","author":"M-F Chang","year":"2013","unstructured":"M.-F. Chang, S.-J. Shen, C.-C. Liu, C.-W. Wu, Y.-F. Lin, Y.-C. King, C.-J. Lin, H.-J. Liao, Y.-D. Chih, H. Yamauchi, An offset-tolerant fast-random-read current-sampling-based sense amplifier for small-cell-current nonvolatile memory. IEEE J. Solid-State Circuits 48(3), 864\u2013877 (2013)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"934_CR6","doi-asserted-by":"publisher","first-page":"507","DOI":"10.1109\/JSSC.2004.840985","volume":"40","author":"A Conte","year":"2005","unstructured":"A. Conte, G.L. Giudice, G. Palumbo, A. Signorello, A high-performance very low-voltage current sense amplifier for nonvolatile memories. IEEE J. Solid-State Circuits 40(2), 507\u2013514 (2005)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"7","key":"934_CR7","doi-asserted-by":"publisher","first-page":"2065","DOI":"10.1109\/JSSC.2009.2021925","volume":"44","author":"S Cosemans","year":"2009","unstructured":"S. Cosemans, W. Dehaene, F. Cathoot, A 3.6 pJ\/Access 480\u00a0MHz, 128\u00a0kb On-chip SRAM with 850\u00a0MHz boost mode in 90\u00a0nm CMOS with tunable sense amplifiers. IEEE J. Solid-State Circuits 44(7), 2065 (2009)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"934_CR8","doi-asserted-by":"publisher","first-page":"83","DOI":"10.1109\/TCSI.2009.2016182","volume":"57","author":"AT Do","year":"2010","unstructured":"A.T. Do, Z.-H. Kong, K.-S. Yeo, Criterion to evaluate input-offset voltage of a latch-type sense amplifier. IEEE Trans. Circuits Syst. I, Reg. Papers 57(1), 83\u201392 (2010)","journal-title":"IEEE Trans. Circuits Syst. I, Reg. Papers"},{"issue":"2","key":"934_CR9","doi-asserted-by":"publisher","first-page":"196","DOI":"10.1109\/TVLSI.2009.2033110","volume":"19","author":"AT Do","year":"2011","unstructured":"A.T. Do, Z.H. Kong, K.S. Yeo, J.Y.S. Low, Design and sensitivity analysis of a new current-mode sense amplifier for low-power SRAM. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(2), 196\u2013204 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"10","key":"934_CR10","doi-asserted-by":"publisher","first-page":"2440","DOI":"10.1109\/TED.2010.2057193","volume":"57","author":"TB Hook","year":"2010","unstructured":"T.B. Hook, J.B. Johnson, J.P. Han, A. Pond, T. Shimizu, G. Tsutsui, Channel length and threshold voltage dependence of transistor mismatch in a 32-nm HKMG technology. IEEE Trans. Electron Devices 57(10), 2440\u20132447 (2010)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"1","key":"934_CR11","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1109\/JSSC.2014.2347353","volume":"50","author":"M Igarashi","year":"2015","unstructured":"M. Igarashi, T. Uemura, R. Mori, H. Kishibe, M. Nagayama, M. Taniguchi, K. Wakahara, T. Saito, M. Fujigaya, K. Fukuoka, K. Nii, T. Kataoka, T. Hattori, A 28\u00a0nm high-k\/MG heterogeneous multi-core mobile application processor with 2\u00a0GHz cores and low-power 1\u00a0GHz cores. IEEE J. Solid- State Circuits 50(1), 92\u2013101 (2015)","journal-title":"IEEE J. Solid- State Circuits"},{"key":"934_CR12","doi-asserted-by":"crossref","unstructured":"H. Jayakumat, A. Raha, V. Raghunathan, Energy-aware memory mapping for hybrid FRAM-SRAM MCUs in IoT Edge Devices, in Proc. 29th IEEE VLSI Design Conf. (VLSID), 2016, pp. 264\u2013269","DOI":"10.1109\/VLSID.2016.52"},{"issue":"4","key":"934_CR13","first-page":"1062","volume":"62","author":"H Jeong","year":"2015","unstructured":"H. Jeong, T. Kim, Y. Yang, T. Song, G. Kim, H.S. Won, S. Ook, Offset-compensated cross-coupled PFET bit-line conditioning and selective negative bit-line write assist for high-density low power SRAM. IEEE Trans. Circuits Syst. I. Reg. Papers 62(4), 1062\u20131070 (2015)","journal-title":"IEEE Trans. Circuits Syst. I. Reg. Papers"},{"issue":"8","key":"934_CR14","doi-asserted-by":"publisher","first-page":"1200","DOI":"10.1109\/4.859510","volume":"35","author":"SJ Lovett","year":"2000","unstructured":"S.J. Lovett, G.A. Gibbs, A. Pancholy, Yield and matching implications for static RAM memory array sense-amplifier design. IEEE J. Solid-State Circuits 35(8), 1200\u20131204 (2000)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"7","key":"934_CR15","doi-asserted-by":"publisher","first-page":"1211","DOI":"10.1109\/TVLSI.2011.2158863","volume":"20","author":"RW Mann","year":"2012","unstructured":"R.W. Mann, T.B. Hook, D.P.T. Nguyen, B.H. Calhoun, Nonrandom device mismatch consideration in nanoscale SRAM. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(7), 1211\u20131220 (2012)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"5","key":"934_CR16","doi-asserted-by":"publisher","first-page":"1437","DOI":"10.1007\/s00034-015-0119-0","volume":"35","author":"M Moghaddam","year":"2016","unstructured":"M. Moghaddam, S. Timarchi, M.H. Moaiyeri, M. Eshghi, An ultra-low-power 9T SRAM cell based on threshold voltage techniques. Circuits, Syst. Signal Process. 35(5), 1437\u20131455 (2016)","journal-title":"Circuits, Syst. Signal Process."},{"issue":"1","key":"934_CR17","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1109\/TVLSI.2011.2178046","volume":"21","author":"H Mostafa","year":"2013","unstructured":"H. Mostafa, M. Anis, M. Elmasry, Statistical SRAM read access yield improvement using negative capacitance circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 21(1), 92\u2013101 (2013)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"1","key":"934_CR18","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1109\/JSSC.2015.2477046","volume":"51","author":"J Myers","year":"2016","unstructured":"J. Myers, A. Savanth, R. Gaddh, D. Howard, P. Prabhat, D. Flynn, A subthreshold ARM cortex-M0 + subsystem in 65 nm CMOS for WSN applications with 14 power domains, 10T SRAM, and integrated voltage regulators. IEEE J. Solid-State Circuits. 51(1), 31\u201344 (2016)","journal-title":"IEEE J. Solid-State Circuits."},{"issue":"2","key":"934_CR19","doi-asserted-by":"publisher","first-page":"425","DOI":"10.1109\/TVLSI.2013.2239320","volume":"22","author":"T Na","year":"2014","unstructured":"T. Na, S. Woo, J. Kim, H. Jeong, S.O. Jung, Comparative study of various latch-type sense amplifiers. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(2), 425\u2013429 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"8","key":"934_CR20","first-page":"3047","volume":"38","author":"D Nayak","year":"2017","unstructured":"D. Nayak, D.P. Acharya, K. Mahapatra, Current starving the SRAM cell: a strategy to improve cell stability and power. Circuits, Syst. Signal Process. 38(8), 3047\u20133070 (2017)","journal-title":"Signal Process."},{"issue":"12","key":"934_CR21","first-page":"2449","volume":"22","author":"S Paul","year":"2014","unstructured":"S. Paul, S. Mukhopadhyay, S. Bhunia, A variation-aware preferential design approach for memory-based reconfigurable computing. IEEE J. Solid-State Circuits 22(12), 2449\u20132461 (2014)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"934_CR22","doi-asserted-by":"crossref","unstructured":"B.S. Reniwal, V. Vijayvargiya, P. Singh, S.K. Vishvakarma, D. Dwivedi, Dataline isolated differential current feed\/mode sense amplifier for small I Cell SRAM using FinFET, in Proc. ACM 25th Great lakes symposiums on VLSI (GLSVLSI), 2015, pp. 95\u201398","DOI":"10.1145\/2742060.2742104"},{"issue":"9","key":"934_CR23","doi-asserted-by":"publisher","first-page":"3066","DOI":"10.1007\/s00034-015-0199-x","volume":"35","author":"BS Reniwal","year":"2016","unstructured":"B.S. Reniwal, V. Vijayvargiya, S.K. Vishvakarma, D. Dwivedi, Ultra fast current mode sense amplifier for small I Cell SRAM in FinFET with improved offset tolerance. Circuits, Syst. Signal Process. 35(9), 3066\u20133085 (2016)","journal-title":"Circuits, Syst. Signal Process."},{"key":"934_CR24","doi-asserted-by":"publisher","first-page":"22","DOI":"10.1016\/j.mejo.2016.11.009","volume":"59","author":"B Reniwal","year":"2017","unstructured":"B. Reniwal, P. Bhatia, S.K. Vishvakarma, Design and investigation of variability aware sense amplifier for low power, high speed SRAM. Microelectron. J. 59, 22\u201332 (2017)","journal-title":"Microelectron. J."},{"issue":"8","key":"934_CR25","doi-asserted-by":"publisher","first-page":"477","DOI":"10.1109\/TCSII.2013.2268312","volume":"60","author":"JS Shah","year":"2013","unstructured":"J.S. Shah, D. Nairn, M. Sachdev, An energy-efficient offset-cancelling sense amplifier. IEEE Trans. Circuits Syst. II Express Briefs 60(8), 477\u2013481 (2013)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"5","key":"934_CR26","doi-asserted-by":"publisher","first-page":"883","DOI":"10.1109\/TVLSI.2009.2039949","volume":"19","author":"M Sharifkhani","year":"2011","unstructured":"M. Sharifkhani, E. Rahiminejad, S.M. Jahinuzzaman, M. Sachdev, A compact hybrid current\/voltage sense amplifier with offset cancellation for high-speed SRAMs. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(5), 883\u2013894 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"10","key":"934_CR27","doi-asserted-by":"publisher","first-page":"2416","DOI":"10.1109\/JSSC.2011.2159056","volume":"46","author":"V Sharma","year":"2010","unstructured":"V. Sharma, S. Cosemans, M. Ashouei, J. Huisken, F. Cathoor, W. Dehaene, A 4.4pJ\/access 80\u00a0MHz, 128 kbit variability resilient SRAM with multi-sized sense amplifier redundancy. IEEE J. Solid-State Circuits 46(10), 2416\u20132430 (2010)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"11","key":"934_CR28","doi-asserted-by":"publisher","first-page":"2730","DOI":"10.1109\/JSSC.2014.2347707","volume":"49","author":"Y Sinangil","year":"2014","unstructured":"Y. Sinangil, A.P. Chandrakasan, A 128Kbit SRAM with an embedded energy monitoring circuit and sense-amplifier offset compensation using body biasing. IEEE J. Solid-State Circuits 49(11), 2730\u20132739 (2014)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"6","key":"934_CR29","doi-asserted-by":"publisher","first-page":"652","DOI":"10.1109\/TVLSI.2004.827566","volume":"12","author":"R Singh","year":"2004","unstructured":"R. Singh, N. Bhat, An offset compensation technique for latch type sense amplifiers in high-speed low-power SRAMs. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12(6), 652\u2013657 (2004)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"934_CR30","doi-asserted-by":"crossref","unstructured":"M.F. Tsai, J.H. Tsai, M.L. Fan, P. Su, Variation tolerant CLSAs for nanoscale bulk-CMOS and FinFET SRAM, in Proc. IEEE, Asia Pacific Conf. on Circuits and Systems (APCCAS), 2012, pp. 471\u2013474","DOI":"10.1109\/APCCAS.2012.6419074"},{"issue":"7","key":"934_CR31","doi-asserted-by":"publisher","first-page":"1148","DOI":"10.1109\/JSSC.2004.829399","volume":"39","author":"A Wicht","year":"2004","unstructured":"A. Wicht, T. Nirschl, D.S. Landsiedel, Yield and speed optimization of a latch-type voltage sense amplifier. IEEE J. Solid-State Circuits 39(7), 1148\u20131158 (2004)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"20","key":"934_CR32","doi-asserted-by":"publisher","first-page":"1260","DOI":"10.1049\/el.2012.2612","volume":"48","author":"L Wen","year":"2012","unstructured":"L. Wen, Z. Li, Yong Li, Differential-read 8T SRAM cell with tunable access and pull-down transistors. IEEE Electron. Lett. 48(20), 1260\u20131261 (2012)","journal-title":"IEEE Electron. Lett."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-018-0934-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-018-0934-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-018-0934-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T17:48:48Z","timestamp":1751824128000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-018-0934-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,8,30]]},"references-count":32,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019,4]]}},"alternative-id":["934"],"URL":"https:\/\/doi.org\/10.1007\/s00034-018-0934-1","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2018,8,30]]},"assertion":[{"value":"5 August 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 August 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 August 2018","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 August 2018","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}