{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T11:21:35Z","timestamp":1770290495561,"version":"3.49.0"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"4","license":[{"start":{"date-parts":[[2018,9,24]],"date-time":"2018-09-24T00:00:00Z","timestamp":1537747200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2019,4]]},"DOI":"10.1007\/s00034-018-0945-y","type":"journal-article","created":{"date-parts":[[2018,9,24]],"date-time":"2018-09-24T11:40:45Z","timestamp":1537789245000},"page":"1547-1560","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Gate and Bulk-Driven Four-Quadrant CMOS Analog Multiplier"],"prefix":"10.1007","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6509-0305","authenticated-orcid":false,"given":"Gregorio","family":"Zamora-Mejia","sequence":"first","affiliation":[]},{"given":"Alejandra","family":"Diaz-Armendariz","sequence":"additional","affiliation":[]},{"given":"Hector","family":"Santiago-Ramirez","sequence":"additional","affiliation":[]},{"given":"Jose Miguel","family":"Rocha-Perez","sequence":"additional","affiliation":[]},{"given":"Carlos Arturo","family":"Gracios-Marin","sequence":"additional","affiliation":[]},{"given":"Alejandro","family":"Diaz-Sanchez","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,9,24]]},"reference":[{"key":"945_CR1","unstructured":"B.J. Blalock, S.A. Jackson, A 1.2-V CMOS four-quadrant analog multiplier, in 1999 Southwest Symposium on Mixed-Signal Design (Cat. No.99EX286), Tucson, AZ (1999), pp. 1\u20134"},{"key":"945_CR2","unstructured":"B. Boonchu, W. Surakampontorn, CMOS voltage-mode analog multiplier, in 2006 IEEE International Symposium on Circuits and Systems, Island of Kos (2006)"},{"issue":"2","key":"945_CR3","doi-asserted-by":"publisher","first-page":"100","DOI":"10.1109\/TCSII.2005.857089","volume":"53","author":"C Chen","year":"2006","unstructured":"C. Chen, Z. Li, A low-power CMOS analog multiplier. IEEE Trans. Circuits Syst. II Express Briefs 53(2), 100\u2013104 (2006)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"5","key":"945_CR4","doi-asserted-by":"publisher","first-page":"1212","DOI":"10.1109\/72.536315","volume":"7","author":"D Coue","year":"1996","unstructured":"D. Coue, G. Wilson, A four-quadrant subthreshold mode multiplier for analog neural-network applications. IEEE Trans. Neural Netw. 7(5), 1212\u20131219 (1996)","journal-title":"IEEE Trans. Neural Netw."},{"key":"945_CR5","doi-asserted-by":"crossref","unstructured":"M. Dei, N. Nizza, G.M. Lazzerini, P. Bruschi, M. Piotto, A four quadrant analog multiplier based on a novel CMOS linear current divider, 2009 Ph.D. Research in Microelectronics and Electronics, Cork, pp. 128\u2013131 (2009)","DOI":"10.1109\/RME.2009.5201326"},{"issue":"4","key":"945_CR6","doi-asserted-by":"publisher","first-page":"365","DOI":"10.1109\/JSSC.1968.1049925","volume":"3","author":"B Gilbert","year":"1968","unstructured":"B. Gilbert, A precise four-quadrant multiplier with subnanosecond response. IEEE J. Solid State Circuits 3(4), 365\u2013373 (1968)","journal-title":"IEEE J. Solid State Circuits"},{"key":"945_CR7","unstructured":"A. Hadiashar, J.L. Dawson, A chopper stabilized CMOS analog multiplier with ultra low DC offsets, in 2006 Proceedings of the 32nd European Solid-State Circuits Conference, Montreux (2006), pp. 364\u2013367"},{"issue":"12","key":"945_CR8","doi-asserted-by":"publisher","first-page":"1550","DOI":"10.1109\/82.746667","volume":"45","author":"G Han","year":"1998","unstructured":"G. Han, E. Sanchez-Sinencio, CMOS transconductance multipliers: a tutorial. IEEE Trans. Circuits Syst. II Analog Digit. Signal Process. 45(12), 1550\u20131563 (1998)","journal-title":"IEEE Trans. Circuits Syst. II Analog Digit. Signal Process."},{"issue":"7","key":"945_CR9","doi-asserted-by":"publisher","first-page":"455","DOI":"10.1109\/LMWC.2008.924925","volume":"18","author":"CL Kuo","year":"2008","unstructured":"C.L. Kuo, B.J. Huang, C.C. Kuo, K.Y. Lin, H. Wang, A 10 to 35 GHz low power bulk-driven mixer using 0.13 um CMOS process. IEEE Microw. Wirel. Componen. Lett. 18(7), 455\u2013457 (2008)","journal-title":"IEEE Microw. Wirel. Componen. Lett."},{"issue":"3","key":"945_CR10","doi-asserted-by":"publisher","first-page":"261","DOI":"10.1049\/ip-cds:20045165","volume":"153","author":"Z Li","year":"2006","unstructured":"Z. Li, C. Chen, Low-power low-noise CMOS analogue multiplier. IEE Proc. Circuits Devices Syst. 153(3), 261\u2013267 (2006)","journal-title":"IEE Proc. Circuits Devices Syst."},{"key":"945_CR11","unstructured":"W. Machowski, S. Kuta, J. Jasielski, Four-quadrant analog multiplier based On CMOS inverters, in Proceedings of the International Conference Mixed Design of Integrated Circuits and System, MIXDES 2006, Gdynia (2006), pp. 290\u2013293"},{"key":"945_CR12","unstructured":"W. Machowski, S. Kuta, J. Jasielski, W. Koodziejski, Broadband quarter-square 4Q analog multiplier based on CMOS inverters, in ICSES 2010 International Conference on Signals and Electronic Circuits, Gliwice (2010), pp. 237\u2013240"},{"key":"945_CR13","unstructured":"W. Machowski, S. Kuta, J. Jasielski, W. Koodziejski, Quarter-square analog four-quadrant multiplier based on CMOS invertes and using low voltage high speed control circuits, in Proceedings of the 17th International Conference Mixed Design of Integrated Circuits and Systems\u2014MIXDES 2010, Warsaw (2010), pp. 333\u2013336"},{"key":"945_CR14","unstructured":"S.A. Mahmoud, Low voltage low power wide range fully differential CMOS four-quadrant analog multiplier, in 2009 52nd IEEE International Midwest Symposium on Circuits and Systems, Cancun (2009), pp. 130\u2013133"},{"key":"945_CR15","unstructured":"A.H. Miremadi, A. Ayatollahi, A. Abrishamifar, A. Siadatan, A low voltage CMOS analog multiplier with high linearity, in 2009 European Conference on Circuit Theory and Design, Antalya (2009), pp. 257\u2013262"},{"key":"945_CR16","unstructured":"P. Prommee, M. Somdunyakanok, K. Angkaew, A. Jodtang, K. Dejhan, Single low-supply and low-distortion CMOS analog multiplier, in IEEE International Symposium on Communications and Information Technology, 2005, ISCIT 2005 (2005), pp. 251\u2013254"},{"key":"945_CR17","unstructured":"P. Prommee, M. Somdunyakanok, K. Poorahong, P. Phruksarojanakun, K. Dejhan, CMOS wide-range four-quadrant analog multiplier circuit, in 2005 International Symposium on Intelligent Signal Processing and Communication Systems (2005), pp. 197\u2013200"},{"key":"945_CR18","unstructured":"A. Satapathy, S.K. Maity, S.K. Mandal, A flipped voltage follower based analog multiplier in 90nm CMOS process, in 2015 International Conference on Advances in Computer Engineering and Applications, Ghaziabad (2015), pp. 628\u2013631"},{"key":"945_CR19","doi-asserted-by":"crossref","unstructured":"C. Sawigun, J. Mahattanakul, A low-voltage CMOS linear transconductor suitable for analog multiplier application, in 2006 IEEE International Symposium on Circuits and Systems, Island of Kos (2006), p.\u00a04","DOI":"10.1109\/ISCAS.2006.1692892"},{"issue":"5","key":"945_CR20","doi-asserted-by":"publisher","first-page":"349","DOI":"10.1049\/el:20082538","volume":"44","author":"A Tajalli","year":"2008","unstructured":"A. Tajalli, Y. Leblebici, E.J. Brauer, Implementing ultra-high-value floating tunable CMOS resistors. Electron. Lett. 44(5), 349\u2013350 (2008)","journal-title":"Electron. Lett."},{"key":"945_CR21","doi-asserted-by":"publisher","first-page":"719","DOI":"10.1007\/s10470-016-0795-0","volume":"89","author":"SC Yener","year":"2016","unstructured":"S.C. Yener, A. Uygur, H.H. Kuntman, Ultra low-voltage ultra low-power memristor based band-pass filter design and its application to EEG signal processing. Analog Integr. Circuits Signal Process. 89, 719\u2013726 (2016)","journal-title":"Analog Integr. Circuits Signal Process."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-018-0945-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-018-0945-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-018-0945-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:43:24Z","timestamp":1755629004000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-018-0945-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,9,24]]},"references-count":21,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019,4]]}},"alternative-id":["945"],"URL":"https:\/\/doi.org\/10.1007\/s00034-018-0945-y","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,9,24]]},"assertion":[{"value":"2 May 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 September 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 September 2018","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"24 September 2018","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}