{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T02:44:01Z","timestamp":1775616241539,"version":"3.50.1"},"reference-count":31,"publisher":"Springer Science and Business Media LLC","issue":"5","license":[{"start":{"date-parts":[[2018,10,9]],"date-time":"2018-10-09T00:00:00Z","timestamp":1539043200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2019,5]]},"DOI":"10.1007\/s00034-018-0957-7","type":"journal-article","created":{"date-parts":[[2018,10,8]],"date-time":"2018-10-08T23:48:18Z","timestamp":1539042498000},"page":"2138-2164","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["Area-Time-Power Efficient Maximally Redundant Signed-Digit Modulo 2n\u2009\u2212\u20091 Adder and Multiplier"],"prefix":"10.1007","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7760-3411","authenticated-orcid":false,"given":"Somayeh","family":"Timarchi","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8040-4317","authenticated-orcid":false,"given":"Negar","family":"Akbarzadeh","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,10,9]]},"reference":[{"key":"957_CR1","unstructured":"A. Armand, S. Timarchi, Low power design of binary signed digit residue number system adder, in 24th Iranian Conference on Electrical Engineering (ICEE) (2016), pp. 844\u2013848"},{"key":"957_CR2","doi-asserted-by":"publisher","first-page":"389","DOI":"10.1109\/TEC.1961.5219227","volume":"10","author":"A Avizienis","year":"1961","unstructured":"A. Avizienis, Signed-digit number representations for fast parallel arithmetic. IRE Trans. Electron. Comput. 10, 389\u2013400 (1961)","journal-title":"IRE Trans. Electron. Comput."},{"key":"957_CR3","doi-asserted-by":"publisher","first-page":"140","DOI":"10.1109\/TEC.1959.5219515","volume":"EC-8","author":"H Garner","year":"1959","unstructured":"H. Garner, The residue number system. IRE Trans. Electron. Comput. EC-8, 140\u2013147 (1959)","journal-title":"IRE Trans. Electron. Comput."},{"key":"957_CR4","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/TCSI.2005.851679","volume":"52","author":"G Jaberipur","year":"2005","unstructured":"G. Jaberipur, B. Parhami, M. Ghodsi, Weighted two-valued digit-set encodings: unifying efficient hardware representation schemes for redundant number systems I. IEEE Trans. Circuits Syst. 52, 28 (2005)","journal-title":"IEEE Trans. Circuits Syst."},{"key":"957_CR5","doi-asserted-by":"publisher","first-page":"208","DOI":"10.1016\/j.compeleceng.2016.04.014","volume":"52","author":"M Khan","year":"2016","unstructured":"M. Khan, S. Din, S. Jabbar, M. Gohar, H. Ghayvat, S.C. Mukhopadhyay, Context-aware low power intelligent SmartHome based on the Internet of things. Comput. Electr. Eng. 52, 208\u2013222 (2016)","journal-title":"Comput. Electr. Eng."},{"key":"957_CR6","volume-title":"Computer Arithmetic Algorithms","author":"I Koren","year":"2002","unstructured":"I. Koren, Computer Arithmetic Algorithms (Universities Press, New York, 2002)"},{"issue":"6","key":"957_CR7","doi-asserted-by":"publisher","first-page":"1424","DOI":"10.1109\/JSSC.2015.2418712","volume":"50","author":"X Liu","year":"2015","unstructured":"X. Liu, E.S. Sinencio, An 86% efficiency 12\u00a0\u00b5W self-sustaining PV energy harvesting system with hysteresis regulation and time-domain MPPT for IOT smart nodes. IEEE J. Solid-State Circuits 50(6), 1424\u20131437 (2015)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"957_CR8","doi-asserted-by":"publisher","first-page":"1363","DOI":"10.1109\/TWC.2004.833509","volume":"3","author":"AS Madhukumar","year":"2004","unstructured":"A.S. Madhukumar, F. Chin, Enhanced architecture for residue number system-based CDMA for high-rate data transmission. IEEE Trans. Wirel. Commun. 3, 1363\u20131368 (2004)","journal-title":"IEEE Trans. Wirel. Commun."},{"issue":"2","key":"957_CR9","doi-asserted-by":"publisher","first-page":"97","DOI":"10.1016\/j.micpro.2015.02.003","volume":"39","author":"H Marzouqi","year":"2015","unstructured":"H. Marzouqi, M. Al-Qutayri, K. Salah, Review of Elliptic Curve Cryptography processor designs. Microprocess. Microsyst. 39(2), 97\u2013112 (2015)","journal-title":"Microprocess. Microsyst."},{"key":"957_CR10","unstructured":"M.C. Mekhallalati, M.K. Ibrahim, New high radix maximally-redundant signed digit adder, in IEEE International Symposium on Circuits and Systems, vol. 1 (1999), pp. 459\u2013462"},{"key":"957_CR11","doi-asserted-by":"publisher","first-page":"156","DOI":"10.1109\/TE.2010.2048329","volume":"54","author":"K Navi","year":"2011","unstructured":"K. Navi, A.S. Molahosseini, M. Esmaeildoust, How to teach residue number system to computer scientists and engineers. IEEE Trans. Educ. 54, 156\u2013163 (2011)","journal-title":"IEEE Trans. Educ."},{"issue":"1","key":"957_CR12","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1109\/12.46283","volume":"39","author":"B Parhami","year":"1990","unstructured":"B. Parhami, Generalized signed-digit number systems: a unifying framework for redundant number representations. IEEE Trans. Comput. 39(1), 89\u201398 (1990)","journal-title":"IEEE Trans. Comput."},{"key":"957_CR13","volume-title":"Computer Arithmetic: Algorithms and Hardware Designs","author":"B Parhami","year":"2009","unstructured":"B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs (Oxford University Press, Inc., Oxford, 2009)"},{"key":"957_CR14","doi-asserted-by":"publisher","first-page":"880","DOI":"10.1109\/12.295850","volume":"43","author":"DS Phatak","year":"1994","unstructured":"D.S. Phatak, I. Koren, Hybrid signed-digit number systems: a unified framework for redundant number representations with bounded carry propagation chains. IEEE Trans. Comput. 43, 880\u2013891 (1994)","journal-title":"IEEE Trans. Comput."},{"key":"957_CR15","doi-asserted-by":"publisher","first-page":"1267","DOI":"10.1109\/12.966499","volume":"50","author":"DS Phatak","year":"2001","unstructured":"D.S. Phatak, T. Goff, I. Koren, Constant-time addition and simultaneous format conversion based on redundant binary representations. IEEE Trans. Comput. 50, 1267\u20131278 (2001)","journal-title":"IEEE Trans. Comput."},{"key":"957_CR16","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1016\/j.vlsi.2015.12.006","volume":"53","author":"A Safari","year":"2016","unstructured":"A. Safari, C.V. Niras, Y. Kong, Power-performance enhancement of two-dimensional RNS-based DWT image processor using static voltage scaling. VLSI J. Integr. 53, 145\u2013156 (2016)","journal-title":"VLSI J. Integr."},{"key":"957_CR17","doi-asserted-by":"crossref","unstructured":"M. Salim, A.O. Akkirman, M. Hidayetoglu, L. Gurel, Comparative benchmarking: matrix multiplication on a multicore coprocessor and a GPU, in Computational Electromagnetics International Workshop (CEM) (IEEE, 2015)","DOI":"10.1109\/CEM.2015.7237429"},{"issue":"2 & 4(b)","key":"957_CR18","first-page":"52","volume":"9","author":"M Saremi","year":"2011","unstructured":"M. Saremi, S. Timarchi, Efficient modular binary signed-digit multiplier for the moduli set {2n \u2212 1, 2n, 2n + 1}. CSI J. Comput. Sci. Eng. 9(2 & 4(b)), 52\u201362 (2011)","journal-title":"CSI J. Comput. Sci. Eng."},{"key":"957_CR19","unstructured":"M. Saremi, S. Timarchi, Efficient 1-out-of-3 binary signed-digit multiplier for the moduli set {2n\u2009\u2212\u20091, 2n, 2n\u2009+\u20091}, in 2013 17th CSI International Symposium on Computer Architecture and Digital Systems (CADS) (IEEE, 2013)"},{"key":"957_CR20","unstructured":"S. Timarchi, K. Navi, Efficient class of redundant residue number system, in Proc. IEEE Int. Symp. WISP (2007), pp. 475\u2013480"},{"issue":"9","key":"957_CR21","doi-asserted-by":"publisher","first-page":"2959","DOI":"10.1109\/TIM.2009.2016793","volume":"58","author":"S Timarchi","year":"2009","unstructured":"S. Timarchi, K. Navi, Arithmetic circuits of redundant SUT-RNS. IEEE Trans. Instrum. Meas. 58(9), 2959\u20132968 (2009)","journal-title":"IEEE Trans. Instrum. Meas."},{"issue":"5","key":"957_CR22","doi-asserted-by":"publisher","first-page":"269","DOI":"10.1049\/iet-cdt.2011.0075","volume":"6","author":"S Timarchi","year":"2012","unstructured":"S. Timarchi, M. Fazlali, Generalised fault-tolerant stored-unibit transfer residue number system multiplier for moduli set {2n \u2212 1, 2n, 2n + 1}. IET Comput. Digit. Tech. 6(5), 269\u2013276 (2012)","journal-title":"IET Comput. Digit. Tech."},{"key":"957_CR23","unstructured":"S. Timarchi, P. Ghayour, A. Shahbahrami, A novel high-speed low-power binary signed-digit adder, in 16th CSI International symposium on Computer Architecture and Digital Systems (CADS) (2012), pp. 357\u2013363"},{"key":"957_CR24","doi-asserted-by":"crossref","unstructured":"S. Timarchi, M. Saremi, M. Fazlali, G. Georgi, High-speed binary signed-digit RNS adder with posibit and negabit encoding, in 2013 IFIP\/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC) (IEEE, 2013), pp. 58\u201359","DOI":"10.1109\/VLSI-SoC.2013.6673248"},{"key":"957_CR25","doi-asserted-by":"crossref","unstructured":"S. Timarchi, N. Akbarzadeh, A. Hamidi, Maximally redundant high-radix signed-digit residue number system, in 18th CSI International Symposium on Computer Architecture and Digital Systems (CADS) (2015)","DOI":"10.1109\/CADS.2015.7377785"},{"key":"957_CR26","unstructured":"E. Vassalos, D. Bakalis, Combined SD-RNS constant multiplication, in 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools (2009), pp. 172\u2013179"},{"key":"957_CR27","doi-asserted-by":"crossref","unstructured":"V. Volkov, J.W. Demmel, Benchmarking GPUs to tune dense linear algebra, in International Conference for High Performance Computing, Networking, Storage and Analysis, 2008. SC 2008 (IEEE, 2008)","DOI":"10.1109\/SC.2008.5214359"},{"key":"957_CR28","unstructured":"Z. Wang, Y. Liu, Y. Sun, Y. Li, D. Zhang, H. Yang, An energy-efficient heterogeneous dual-core processor for Internet of Things, in IEEE International Symposium on Circuits and Systems (ISCAS) (2015), pp. 2301\u20132304"},{"key":"957_CR29","unstructured":"Sh. Wei, K. Shimizu, Residue arithmetic circuits using a signed-digit number representation, in IEEE International Symposium on Circuits and Systems"},{"key":"957_CR30","doi-asserted-by":"crossref","unstructured":"Sh. Wei, J. Changjun, Residue signed-digit arithmetic and the conversions between residue and binary numbers for a Four-Moduli Set, in 2012 11th International Symposium on Distributed Computing and Applications to Business, Engineering & Science (DCABES) (IEEE, 2012)","DOI":"10.1109\/DCABES.2012.100"},{"key":"957_CR31","unstructured":"M. Zhang, Sh. Wei, High-speed modular multipliers based on a new binary signed-digit adder tree structure, in Ninth International Symposium on Distributed Computing and Applications to Business, Engineering and Science (2010), pp. 615\u2013619"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-018-0957-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-018-0957-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-018-0957-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T19:03:31Z","timestamp":1570561411000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-018-0957-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10,9]]},"references-count":31,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2019,5]]}},"alternative-id":["957"],"URL":"https:\/\/doi.org\/10.1007\/s00034-018-0957-7","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10,9]]},"assertion":[{"value":"14 November 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 September 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 September 2018","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 October 2018","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}