{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:39:36Z","timestamp":1758893976200},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2018,11,2]],"date-time":"2018-11-02T00:00:00Z","timestamp":1541116800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1007\/s00034-018-0980-8","type":"journal-article","created":{"date-parts":[[2018,11,2]],"date-time":"2018-11-02T07:40:16Z","timestamp":1541144416000},"page":"2564-2587","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["ONOFIC Pull-Up Approach in Domino Logic Circuits Using FinFET for Subthreshold Leakage Reduction"],"prefix":"10.1007","volume":"38","author":[{"given":"Vijay Kumar","family":"Magraiya","sequence":"first","affiliation":[]},{"given":"Tarun Kumar","family":"Gupta","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,11,2]]},"reference":[{"key":"980_CR1","doi-asserted-by":"publisher","unstructured":"M.W. Allam, M.H. Anis, M.I. Elmasry, High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies, in IEEE\/ACM International Symposium on Low Power Electronics and Design (2000), pp. 145\u2013160. \n                    https:\/\/doi.org\/10.1145\/344166.344562","DOI":"10.1145\/344166.344562"},{"key":"980_CR2","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1016\/j.vlsi.2015.06.003","volume":"51","author":"M Asyaei","year":"2015","unstructured":"M. Asyaei, A new leakage-tolerant domino circuit using voltage-comparison for wide fan-in gates in deep sub-micron. Integr. VLSI J. 51, 61\u201371 (2015)","journal-title":"Integr. VLSI J."},{"key":"980_CR3","doi-asserted-by":"publisher","unstructured":"X.X. Cui, K.S. Ma, K. Liao, N. Liao, D. Wu, W. Wei, R. Li, D. S. Yu, A dynamic-adjusting threshold-voltage scheme for FinFETs low power designs, in IEEE International Symposium on Circuits and Systems (ISCAS, 2013), pp. 129\u2013132. \n                    https:\/\/doi.org\/10.1109\/ISCAS.2013.6571799","DOI":"10.1109\/ISCAS.2013.6571799"},{"issue":"6","key":"980_CR4","first-page":"278","volume":"104","author":"AK Dadoriya","year":"2017","unstructured":"A.K. Dadoriya, K. Khare, T.K. Gupta, R.P. Singh, Ultra-low power FinFET-based domino circuit. Int. J. Electron. 104(6), 278\u2013285 (2017)","journal-title":"Int. J. Electron."},{"key":"980_CR5","doi-asserted-by":"publisher","first-page":"2707","DOI":"10.1007\/s00034-013-9615-2","volume":"32","author":"TK Gupta","year":"2013","unstructured":"T.K. Gupta, K. Khare, Lector with footed-diode inverter: a technique for leakage reduction in domino circuits. J. Circuits Syst. Signal Process. 32, 2707\u20132722 (2013)","journal-title":"J. Circuits Syst. Signal Process."},{"issue":"2","key":"980_CR6","doi-asserted-by":"publisher","first-page":"196","DOI":"10.1109\/TVLSI.2003.821547","volume":"12","author":"N Hanchate","year":"2004","unstructured":"N. Hanchate, N. Ranganathan, LECTOR: a technique for leakage reduction in CMOS circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12(2), 196\u2013205 (2004)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"7","key":"980_CR7","doi-asserted-by":"publisher","first-page":"1009","DOI":"10.1109\/4.848210","volume":"35","author":"JT Kao","year":"2000","unstructured":"J.T. Kao, A.P. Chandrakasan, Dual-threshold voltage techniques for low-power digital circuits. IEEE J. Solid-State Circuits 35(7), 1009\u20131018 (2000)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"980_CR8","unstructured":"J. Kao, Dual threshold voltage domino logic, in Proceedings of the 25th European Solid-State Circuits Conference (1999), pp. 118\u2013121"},{"key":"980_CR9","unstructured":"A. Keshavarzi, C.F. Hawkins, K. Roy, V. De, Effectiveness of reverse body bias for low power CMOS circuits, in Proceeding of 8th NASA Symposium VLSI Design (1999), pp. 2.3.1\u20132.3.9"},{"issue":"6","key":"980_CR10","doi-asserted-by":"publisher","first-page":"1080","DOI":"10.1109\/TVLSI.2003.817515","volume":"11","author":"V Kursun","year":"2003","unstructured":"V. Kursun, E.G. Friedman, Domino logic with variable threshold voltage keeper. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 11(6), 1080\u20131093 (2003)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"980_CR11","doi-asserted-by":"publisher","unstructured":"V. Kursun, E.G. Friedman, Node voltage dependent subthreshold leakage current characteristics of dynamic circuits, in Proceedings of International Symposium on Signals, Circuits and Systems (2003), pp. 104\u2013109. \n                    https:\/\/doi.org\/10.1109\/ISQED.2004.1283658","DOI":"10.1109\/ISQED.2004.1283658"},{"issue":"5","key":"980_CR12","doi-asserted-by":"publisher","first-page":"485","DOI":"10.1109\/TVLSI.2004.826198","volume":"12","author":"V Kursun","year":"2004","unstructured":"V. Kursun, E.G. Friedman, Sleep switch dual threshold voltage domino logic with reduced standby leakage current. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12(5), 485\u2013496 (2004)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"980_CR13","doi-asserted-by":"publisher","unstructured":"C.Y. Lee, N.K. Jha., FinFET-based dynamic power management of on-chip interconnection networks through adaptive back-gate biasing, in Proceedings of IEEE International Conference on Computer Design (ICCD 2009), pp. 350\u2013357. \n                    https:\/\/doi.org\/10.1109\/ICCD.2009.5413133","DOI":"10.1109\/ICCD.2009.5413133"},{"issue":"4","key":"980_CR14","doi-asserted-by":"publisher","first-page":"716","DOI":"10.1109\/TVLSI.2003.816145","volume":"11","author":"S Mukhopadhyay","year":"2003","unstructured":"S. Mukhopadhyay, C. Neau, R.T. Cakici, A. Agarwal, C.H. Kim, K. Roy, Gate leakage reduction for scaled devices using transistor stacking. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 11(4), 716\u2013730 (2003)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"980_CR15","doi-asserted-by":"publisher","unstructured":"A. Muttreja, N. Agarwal, N.K. Jha, CMOS logic design with independent-gate FinFETs, in Proceedings of 2007 25th International Conference on Computer Design (ICCD 2007), pp. 560\u2013567. \n                    https:\/\/doi.org\/10.1109\/ICCD.2007.4601953","DOI":"10.1109\/ICCD.2007.4601953"},{"key":"980_CR16","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1016\/j.vlsi.2015.09.004","volume":"52","author":"M Nasserian","year":"2016","unstructured":"M. Nasserian, M. Kafi-Kangi, M. Maymandi-Nejad, F. Moradi, A low-power fast tag comparator by modifying charging scheme of wide fan-in dynamic OR gates. Integr. VLSI J. 52, 129\u2013141 (2016)","journal-title":"Integr. VLSI J."},{"key":"980_CR17","unstructured":"Predictive Technology Model. \n                    http:\/\/www.eas.asu.edu\/~ptm"},{"issue":"2","key":"980_CR18","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/JPROC.2002.808156","volume":"91","author":"K Roy","year":"2003","unstructured":"K. Roy, S. Mukhopadhyay, H. Mahmoodi-Meimand, Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc. IEEE 91(2), 305\u2013327 (2003). \n                    https:\/\/doi.org\/10.1109\/JPROC.2002.808156","journal-title":"Proc. IEEE"},{"issue":"1","key":"980_CR19","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1080\/00207217.2013.769186","volume":"101","author":"VK Sharma","year":"2014","unstructured":"V.K. Sharma, M. Pattanaik, B. Raj, ONOFIC approach: low power high speed nanoscale VLSI circuits design. Int. J. Electron. 101(1), 61\u201373 (2014)","journal-title":"Int. J. Electron."},{"key":"980_CR20","unstructured":"S. Shingematsu, S. Mutoh, Y. Matsuya, J. Yamada, A 1\u00a0V high-speed MTCMOS circuit scheme for power-down application, in Proceedings of IEEE International Symposium VLSI Circuits (1995), pp. 125\u2013126"},{"key":"980_CR21","unstructured":"S. Thompson, P. Packan, M. Bohr, Linear versus saturated drive current: tradeoffs in super steep retrograde well engineering, in Digest of Technical Papers Symposium on VLSI Technology (1996), pp. 154\u2013155"},{"key":"980_CR22","unstructured":"S. Tyagi et al., A 130\u00a0nm generation logic technology featuring 70\u00a0nm transistors, dual Vt transistors and 6 layers of Cu interconnects, in Digest of Technical Papers on International Electron Devices Meeting (2000), pp. 567\u2013570"},{"issue":"1","key":"980_CR23","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/92.748196","volume":"7","author":"L Wei","year":"1999","unstructured":"L. Wei, Z. Chen, K. Roy, M.C. Johnson, Y. Ye, V.K. De, Design and optimization of dual threshold circuits for low voltage low power applications. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 7(1), 16\u201324 (1999)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"10","key":"980_CR24","doi-asserted-by":"publisher","first-page":"2357","DOI":"10.1109\/16.954477","volume":"48","author":"WK Yeh","year":"2001","unstructured":"W.K. Yeh, J.W. Chou, Optimum halo structure for sub-0.1\/spl mu\/m CMOSFETs. IEEE Trans. Electron Devices 48(10), 2357\u20132362 (2001)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"7","key":"980_CR25","doi-asserted-by":"publisher","first-page":"077303","DOI":"10.1088\/1674-1056\/26\/7\/077303","volume":"26","author":"FL Zheng","year":"2017","unstructured":"F.L. Zheng, C.S. Liu, J.Q. Ren, Y.L. Shi, Y.B. Sun, X.J. Li, Analytical capacitance model for 14\u00a0nm FinFET considering dual-k spacer. Chin. Phys. B 26(7), 077303 (2017)","journal-title":"Chin. Phys. B"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-018-0980-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-018-0980-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-018-0980-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T20:20:36Z","timestamp":1572639636000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-018-0980-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11,2]]},"references-count":25,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2019,6]]}},"alternative-id":["980"],"URL":"https:\/\/doi.org\/10.1007\/s00034-018-0980-8","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11,2]]},"assertion":[{"value":"18 January 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"28 October 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 October 2018","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 November 2018","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}