{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T19:07:47Z","timestamp":1761419267667},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"6","license":[{"start":{"date-parts":[[2018,11,20]],"date-time":"2018-11-20T00:00:00Z","timestamp":1542672000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2019,6]]},"DOI":"10.1007\/s00034-018-0981-7","type":"journal-article","created":{"date-parts":[[2018,11,19]],"date-time":"2018-11-19T22:33:24Z","timestamp":1542666804000},"page":"2588-2606","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":29,"title":["A New Method for Design of CNFET-Based Quaternary Circuits"],"prefix":"10.1007","volume":"38","author":[{"given":"Akbar","family":"Doostaregan","sequence":"first","affiliation":[]},{"given":"Adib","family":"Abrishamifar","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2018,11,20]]},"reference":[{"key":"981_CR1","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1016\/j.mejo.2016.10.009","volume":"58","author":"E Abiri","year":"2016","unstructured":"E. Abiri, A. Darabi, A novel design of low power and high read stability Ternary SRAM (T-SRAM), memory based on the modified Gate diffusion input (m-GDI) method in nanotechnology. Microelectron. J. 58, 44\u201359 (2016)","journal-title":"Microelectron. J."},{"key":"981_CR2","doi-asserted-by":"publisher","first-page":"1073","DOI":"10.1109\/TFUZZ.2017.2697404","volume":"26","author":"A Bozorgmehr","year":"2017","unstructured":"A. Bozorgmehr, M.H. Moayeri, K. Navi, N. Bagherzadeh, Ultra-efficient fuzzy min\/max circuits based on carbon nanotube FETs. IEEE Trans. Fuzzy Syst. 26, 1073\u20131078 (2017)","journal-title":"IEEE Trans. Fuzzy Syst."},{"issue":"2","key":"981_CR3","doi-asserted-by":"publisher","first-page":"306","DOI":"10.1109\/TVLSI.2014.2308302","volume":"23","author":"D Brito","year":"2015","unstructured":"D. Brito, T.G. Rabuske, J.R. Fernandes, P. Flores, J. Monteiro, Quaternary logic lookup table in standard CMOS. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(2), 306\u2013316 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"981_CR4","doi-asserted-by":"publisher","first-page":"3186","DOI":"10.1109\/TED.2007.909030","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.-S. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014part I: model of the intrinsic channel region. IEEE Trans. Electron Devices 54, 3186\u20133194 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"key":"981_CR5","doi-asserted-by":"publisher","first-page":"3195","DOI":"10.1109\/TED.2007.909043","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.-S. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014part II: full device model and circuit performance benchmarking. IEEE Trans. Electron Devices 54, 3195\u20133205 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"key":"981_CR6","unstructured":"A. Doostaregan, M.H. Moaiyeri, K. Navi, O. Hashemipour, On the design of new low-power CMOS standard ternary logic gates, in Proceedings of the 15th CSI International Symposium on Computer Architecture and Digital Systems (2010), pp. 115\u2013120"},{"issue":"2","key":"981_CR7","first-page":"397","volume":"54","author":"T Eudes","year":"2012","unstructured":"T. Eudes, B. Ravelo, A. Louis, Experimental validations of a simple PCB interconnect model for high-rate signal integrity. IEEE Trans. EMC 54(2), 397\u2013404 (2012)","journal-title":"IEEE Trans. EMC"},{"issue":"5","key":"981_CR8","doi-asserted-by":"publisher","first-page":"535","DOI":"10.1002\/cta.818","volume":"41","author":"T Eudes","year":"2013","unstructured":"T. Eudes, B. Ravelo, Analysis of multi-gigabits signal integrity through clock H-tree. Int. J. Circuit Theory Appl. 41(5), 535\u2013549 (2013)","journal-title":"Int. J. Circuit Theory Appl."},{"issue":"1","key":"981_CR9","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1109\/40.748798","volume":"19","author":"A Gabrielli","year":"1999","unstructured":"A. Gabrielli, E. Gandolfi, A fast digital fuzzy processor. IEEE Micro 19(1), 61\u201379 (1999)","journal-title":"IEEE Micro"},{"issue":"1","key":"981_CR10","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1109\/JETCAS.2016.2528041","volume":"6","author":"V Gaudet","year":"2016","unstructured":"V. Gaudet, A survey and tutorial on contemporary aspects of multiple-valued logic and its application to microelectronic circuits. IEEE J. Emerg. Sel. Top. Circuits Syst. 6(1), 5\u2013122 (2016)","journal-title":"IEEE J. Emerg. Sel. Top. Circuits Syst."},{"issue":"12","key":"981_CR11","doi-asserted-by":"publisher","first-page":"1160","DOI":"10.1109\/TC.1984.1676392","volume":"33","author":"SL Hurst","year":"1984","unstructured":"S.L. Hurst, Multiple-valued logic-its status and its future. IEEE Trans. Comput. 33(12), 1160\u20131179 (1984)","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"981_CR12","doi-asserted-by":"publisher","first-page":"703","DOI":"10.1103\/RevModPhys.87.703","volume":"87","author":"EA Laird","year":"2015","unstructured":"E.A. Laird, F. Kuemmeth, G.A. Steele, K. Grove-Rasmussen, J. Nygard, K. Flensberg, L.P. Kouwenhoven, Quantum transport in carbon nanotubes. Rev. Mod. Phys. 87(3), 703 (2015)","journal-title":"Rev. Mod. Phys."},{"issue":"4","key":"981_CR13","doi-asserted-by":"publisher","first-page":"695","DOI":"10.1109\/TNANO.2014.2316000","volume":"13","author":"J Liang","year":"2014","unstructured":"J. Liang, L. Chen, J. Han, F. Lombardi, Design and evaluation of multiple valued logic gates using pseudo N-type carbon nanotube FETs. IEEE Trans. Nanotechnol. 13(4), 695\u2013708 (2014)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"981_CR14","unstructured":"S. Lin, Y.-B. Kim, F. Lombardi, A Novel ternary logic design based on CNFET, in Proceedings of IEEE International Midwest Symposium on Circuits and Systems, Cancun, Mexico (2009)"},{"issue":"2","key":"981_CR15","doi-asserted-by":"publisher","first-page":"176","DOI":"10.1016\/j.vlsi.2010.01.003","volume":"43","author":"S Lin","year":"2010","unstructured":"S. Lin, Y.-B. Kim, F. Lombardi, Design and analysis of a 32\u00a0nm PVT tolerant CMOS SRAM cell for low leakage and high stability. Integr. VLSI J. 43(2), 176\u2013187 (2010)","journal-title":"Integr. VLSI J."},{"issue":"10","key":"981_CR16","doi-asserted-by":"publisher","first-page":"3643","DOI":"10.1021\/cr030093d","volume":"105","author":"X Lu","year":"2005","unstructured":"X. Lu, Z. Chen, Curved pi-conjugation, aromaticity, and the related chemistry of small fullerenes. Chem. Rev. 105(10), 3643\u20133696 (2005)","journal-title":"Chem. Rev."},{"key":"981_CR17","doi-asserted-by":"crossref","unstructured":"J.K. Meena, S.C. Jain, H. Gupta, S. Gupta, Synthesis of balanced quaternary reversible logic circuit, in Circuit, Power and Computing Technologies (ICCPCT), International Conference on (IEEE, 2015)","DOI":"10.1109\/ICCPCT.2015.7159494"},{"issue":"4","key":"981_CR18","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1049\/iet-cdt.2013.0023","volume":"7","author":"MH Moaiyeri","year":"2013","unstructured":"M.H. Moaiyeri, R.F. Mirzaee, A. Doostaregan, K. Navi, O. Hashemipour, A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits. IET Comput. Digit. Tech. 7(4), 167\u2013181 (2013)","journal-title":"IET Comput. Digit. Tech."},{"issue":"9","key":"981_CR19","first-page":"1524","volume":"103","author":"MH Moaiyeri","year":"2016","unstructured":"M.H. Moaiyeri, K. Navi, N. Bagherzadeh, Ultra-low-power carbon nanotube FET-based quaternary logic gates. Int. J. Electron. 103(9), 1524\u20131537 (2016)","journal-title":"Int. J. Electron."},{"issue":"5","key":"981_CR20","doi-asserted-by":"publisher","first-page":"566","DOI":"10.1109\/TVLSI.2002.801578","volume":"10","author":"A Morgenshtein","year":"2002","unstructured":"A. Morgenshtein, A. Fish, I.A. Wagner, Gate-diffusion input (GDI): a power efficient method for digital combinatorial circuits. IEEE Trans. VLSI Syst. 10(5), 566\u2013581 (2002)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"1","key":"981_CR21","doi-asserted-by":"publisher","first-page":"111","DOI":"10.1016\/j.fss.2011.06.006","volume":"185","author":"K Navi","year":"2011","unstructured":"K. Navi, A. Doostaregan, M.H. Moaiyeri, O. Hashemipour, A hardware-friendly arithmetic method and efficient implementations for designing digital fuzzy adders. Fuzzy Sets Syst. 185(1), 111\u2013124 (2011)","journal-title":"Fuzzy Sets Syst."},{"key":"981_CR22","doi-asserted-by":"crossref","unstructured":"A. Nekooei, Z. Navabi, Multi-valued logic test access mechanism for test time and power reduction, in Design and Technology of Integrated Systems in Nanoscale Era (DTIS), 10th International Conference on (IEEE, 2015)","DOI":"10.1109\/DTIS.2015.7127351"},{"issue":"31002","key":"981_CR23","first-page":"1","volume":"57","author":"B Ravelo","year":"2012","unstructured":"B. Ravelo, Delay modelling of high-speed distributed interconnect for the signal integrity prediction. Eur. Phys. J. Appl. Phys. (EPJAP) 57(31002), 1\u20138 (2012)","journal-title":"Eur. Phys. J. Appl. Phys. (EPJAP)"},{"key":"981_CR24","doi-asserted-by":"publisher","first-page":"168","DOI":"10.1109\/TNANO.2004.842068","volume":"4","author":"A Raychowdhury","year":"2005","unstructured":"A. Raychowdhury, K. Roy, Carbon-nanotube-based voltage-mode multiple-valued logic design. IEEE Trans. Nanotechnol. 4, 168\u2013179 (2005)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"981_CR25","doi-asserted-by":"publisher","first-page":"2391","DOI":"10.1109\/TCSI.2007.907799","volume":"54","author":"A Raychowdhury","year":"2007","unstructured":"A. Raychowdhury, K. Roy, Carbon nanotube electronics: design of high-performance and low-power digital circuits. IEEE Trans. Circuits Syst. 54, 2391\u20132401 (2007)","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"2","key":"981_CR26","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1109\/12.663773","volume":"47","author":"Z Tang","year":"1998","unstructured":"Z. Tang, Q. Cao, O. Ishizuka, A learning multiple-valued logic network: algebra, algorithm and applications. IEEE Trans. Comput. 47(2), 247\u2013250 (1998)","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"981_CR27","doi-asserted-by":"publisher","first-page":"4124","DOI":"10.1021\/acsnano.7b00861","volume":"11","author":"Y Yang","year":"2017","unstructured":"Y. Yang, L. Ding, J. Han, Z. Zhang, L.M. Peng, High-performance complementary transistors and medium-scale integrated circuits based on carbon nanotube thin films. ACS Nano 11(4), 4124\u20134132 (2017)","journal-title":"ACS Nano"},{"key":"981_CR28","unstructured":"Z. Yu, Y. Chen, H. Nan, W. Wang, K. Choi, Design of a novel low power 6-T CNFET SRAM cell working in sub-threshold region, in Proceedings of IEEE International Conference on Electro\/Information Technology (EIT) (2011), pp. 1\u20135"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-018-0981-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-018-0981-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-018-0981-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,11,19]],"date-time":"2019-11-19T19:06:18Z","timestamp":1574190378000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-018-0981-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11,20]]},"references-count":28,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2019,6]]}},"alternative-id":["981"],"URL":"https:\/\/doi.org\/10.1007\/s00034-018-0981-7","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11,20]]},"assertion":[{"value":"14 August 2017","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 October 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 October 2018","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"20 November 2018","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}