{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:02:15Z","timestamp":1740135735691,"version":"3.37.3"},"reference-count":72,"publisher":"Springer Science and Business Media LLC","issue":"9","license":[{"start":{"date-parts":[[2019,1,14]],"date-time":"2019-01-14T00:00:00Z","timestamp":1547424000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1007\/s00034-019-01024-1","type":"journal-article","created":{"date-parts":[[2019,1,13]],"date-time":"2019-01-13T23:42:14Z","timestamp":1547422934000},"page":"4314-4330","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["10-Bit Flash ADCs and Beyond: An Automated Framework for TIQ Flash ADCs Design"],"prefix":"10.1007","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2897-6908","authenticated-orcid":false,"given":"Abdulrahman","family":"Abumurad","sequence":"first","affiliation":[]},{"given":"Ali","family":"Ozdemir","sequence":"additional","affiliation":[]},{"given":"Kyusun","family":"Choi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,14]]},"reference":[{"issue":"574","key":"1024_CR1","first-page":"1","volume":"34","author":"A Abumurad","year":"2017","unstructured":"A. Abumurad, K. Choi, Design procedure and selection of TIQ comparators for flash ADCs. Springer CSSP Process 34(574), 1\u201336 (2017)","journal-title":"Springer CSSP Process"},{"key":"1024_CR2","doi-asserted-by":"crossref","unstructured":"A. Abumurad, K. Choi, Increasing the ADC precision with oversampling in a flash ADC, in IEEE 11th International Conference on Solid-State and Integrated Circuit Technology (2012)","DOI":"10.1109\/ICSICT.2012.6467786"},{"issue":"12","key":"1024_CR3","doi-asserted-by":"publisher","first-page":"2602","DOI":"10.1109\/JSSC.2010.2073194","volume":"45","author":"AMA Ali","year":"2010","unstructured":"A.M.A. Ali, A. Morgan, C. Dillon, G. Patterson, S. Bhoraskar, H. Dinc, M. Hensley, R. Stop, S. Bardsley, D. Littimore, J. Bray, C. Speir, R. Sneed, A 16-Bit 250-Ms\/s IF sampling pipelined ADC with background calibration. IEEE J. Solid-State Circuit 45(12), 2602\u20132612 (2010)","journal-title":"IEEE J. Solid-State Circuit"},{"key":"1024_CR4","unstructured":"M. Ayesh, S. Ibrahim, M. Aboudina, Article title goes here, in International Midwest Symposium on Circuits and Systems (2015)"},{"key":"1024_CR5","doi-asserted-by":"publisher","unstructured":"S. Banik, D. Gangopadhyay, T.K. Bhattacharyya, A low power 1.8 V 4-bit 400-MHz flash ADC in 0.18\/spl mu\/ digital CMOS, in 19th International Conference on VLSI Design held Jointly with 5th International Conference on Embedded Systems Design (VLSID\u201906) (2006). \n                    https:\/\/doi.org\/10.1109\/VLSID.2006.13","DOI":"10.1109\/VLSID.2006.13"},{"key":"1024_CR6","doi-asserted-by":"crossref","unstructured":"M. Chahardori, M. Sharifkhani, S. Sadughi. A low power 1.2 GSps 4-bit flash ADC in 0.18\n                    \n                      \n                    \n                    $$\\upmu \\text{m}$$\n                    \n                      \n                        \n                          \u03bc\n                          m\n                        \n                      \n                    \n                   CMOS, in East\u2013West Design and Test Symposium (2013)","DOI":"10.1109\/EWDTS.2013.6673204"},{"key":"1024_CR7","unstructured":"C. Chen, M. Le, K. Kim, A low power 6-bit flash ADC with reference voltage and common-mode calibration, in Symposium on VLSI Circuits Digest of Technical Papers, vol 44, no. 4, pp. 12\u201313 (2008)"},{"key":"1024_CR8","unstructured":"V. Chen, L. Pileggi, An 8.5\u00a0mW 5GS\/s 6b flash ADC with dynamic offset calibration in 32\u00a0nm CMOS SOI, in Symposium on VLSI Circuits (2013)"},{"key":"1024_CR9","doi-asserted-by":"crossref","unstructured":"S.I. Cho, S. Kim, S.I. Lim, K.H. Baek, A 6-bit 2.5\u00a0GSample\/s flash ADC using immanent C2MOS comparator in 0.18\u00a0\n                    \n                      \n                    \n                    $$\\upmu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  m CMOS, in IEEE International Symposium on Circuits and Systems, pp. 3379\u20133382 (2007)","DOI":"10.1109\/ISCAS.2007.378292"},{"key":"1024_CR10","doi-asserted-by":"crossref","unstructured":"S. Chuenarom, S. Maitreechit, P. Roengruen, V. Tipsuwarnpron, Low power current-mode algorithmic ADC in half flash (BCD), in IEEE Asia Pacific Conference on Circuits and Systems (2006)","DOI":"10.1109\/APCCAS.2006.342341"},{"key":"1024_CR11","doi-asserted-by":"crossref","unstructured":"D. Daly, A. Chandrakasan, A 6b 0.2-to-0.9\u00a0V highly digital flash ADC with comparator redundancy, in IEEE International Solid-State Circuits Conference (2008)","DOI":"10.1109\/ISSCC.2008.4523303"},{"key":"1024_CR12","unstructured":"H. Dang, M. Sawan, Y. Savaria, A novel approach for implementing ultra-high speed flash ADC using MCML circuits, in IEEE International Symposium on Circuits and Systems, vol 6, pp. 6158\u20136161 (2005)"},{"key":"1024_CR13","doi-asserted-by":"crossref","unstructured":"K. Deguchi, N. Suwa, M. Ito, T. Kumamoto, T. Miki A 6-bit 3.5-GS\/s 0.9-V 98-mW flash ADC in 90-nm CMOS, in Symposium on VLSI Circuits Digest of Technical Papers, pp. 64\u201365 (2007)","DOI":"10.1109\/VLSIC.2007.4342767"},{"issue":"10","key":"1024_CR14","doi-asserted-by":"publisher","first-page":"2303","DOI":"10.1109\/JSSC.2008.2004326","volume":"43","author":"K Deguchi","year":"2008","unstructured":"K. Deguchi, N. Suwa, M. Ito, T. Kumamoto, T. Miki, A 6-bit 3.5-GS\/s 0.9-V 98-mW flash ADC in 90-nm CMOS. IEEE J. Solid-State Circuits 43(10), 2303\u20132310 (2008)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1024_CR15","unstructured":"Q. Diduck, M. Margala, 6-bit low power low area frequency modulation based flash ADC, in International Symposium on Circuits and Systems (2004)"},{"key":"1024_CR16","doi-asserted-by":"crossref","unstructured":"K. El-Gammal, S. Ibrahim, A 24-mW 65-nm CMOS TI-flash ADC for multi-standard serial-link receivers, in International Midwest Symposium on Circuits and Systems (2016)","DOI":"10.1109\/MWSCAS.2016.7869959"},{"key":"1024_CR17","doi-asserted-by":"crossref","unstructured":"D. Ferenci, M. Grozing, F. Lang, M. Berroth, A 3 bit 20 GS\/s flash ADC in 65 nm low power CMOS technology, in European Microwave Integrated Circuits Conference (2010)","DOI":"10.1109\/RME.2009.5201305"},{"key":"1024_CR18","unstructured":"V. Ferragina, N. Ghittori, F. Maloberti, Low-power 6-bit flash ADC for high-speed data converters architectures, in International Symposium on Circuits and Systems (2006)"},{"key":"1024_CR19","unstructured":"M. Ghasemzadeh, A. Soltani, A. Akbari, K. Hadidi, A 6-bit 800\u00a0MSps flash ADC in 0.35\n                    \n                      \n                    \n                    $$\\upmu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  m CMOS, in International Conference on Mixed Design of Integrated Circuits and Systems (2015)"},{"key":"1024_CR20","unstructured":"G. Huang, P. Lin, A 5-bit 125-MS\/s 367-\n                    \n                      \n                    \n                    $$\\upmu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  W ADC in 65-nm CMOS, in International Midwest Symposium on Circuits and Systems (2012)"},{"key":"1024_CR21","doi-asserted-by":"crossref","unstructured":"C. Huang, Y. Lin, C. Lin, Y. Shyu, S. Chang, A systematic design automation approach for flash ADCs, in International Symposium on Next Generation Electronicsce, pp. 81\u201384 (2010)","DOI":"10.1109\/ISNE.2010.5669195"},{"key":"1024_CR22","unstructured":"C. Hung, J. Shiu, I. Chen, H. Chen. A 6-bit 1.6 GSps flash ADC in 0.18\n                    \n                      \n                    \n                    $$\\upmu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  m CMOS with reversed-reference dummy, in IEEE Asian Solid-State Circuits Conference, pp. 335\u2013338 (2006)"},{"key":"1024_CR23","unstructured":"Y. Hwang, J. Lin, C. Huang, J. Chen, W. Lee, An efficient power reduction technique for flash ADC, in IEEE International SOC Conference, pp. 43\u201346 (2007)"},{"key":"1024_CR24","unstructured":"Y. Hsieh, Z. Lin, An 8-bit 1.42\u00a0GS\/s 0.54\u00a0mW CMOS flash ADC, in 8th International Conference on Information, Communications and Signal Processing (2011)"},{"issue":"9","key":"1024_CR25","doi-asserted-by":"publisher","first-page":"1982","DOI":"10.1109\/JSSC.2008.2001936","volume":"43","author":"A Ismail","year":"2008","unstructured":"A. Ismail, M. Elmasry, A 6-Bit 1.6-GSps low-power wide band flash ADC Converter in 0.13\u00a0\n                    \n                      \n                    \n                    $$\\upmu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  m CMOS Technology. IEEE J. Solid-State Circuits 43(9), 1982\u20131990 (2008)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1024_CR26","doi-asserted-by":"crossref","unstructured":"T. Ito, T. Itakura, A 3-GS\/s 5-bit 36-mW flash ADC in 65-nm CMOS, in IEEE Asian Solid State Circuits Conference (2010)","DOI":"10.1109\/ASSCC.2010.5716585"},{"key":"1024_CR27","doi-asserted-by":"crossref","unstructured":"A. Jayakumar, K. Vishnu, A 7-bit 500-MHz flash ADC, in International Conference on Computational Systems and Communications (2014)","DOI":"10.1109\/COMPSC.2014.7032624"},{"key":"1024_CR28","doi-asserted-by":"crossref","unstructured":"M. Kijima, K. Ito, K. Kamei, S. Tsukamoto A 6b 3GS\/s flash ADC with background calibration, in Custom Integrated Circuits Conference (2009)","DOI":"10.1109\/CICC.2009.5280860"},{"issue":"6","key":"1024_CR29","doi-asserted-by":"publisher","first-page":"1429","DOI":"10.1109\/JSSC.2013.2252516","volume":"48","author":"J Kim","year":"2013","unstructured":"J. Kim, B. Sung, W. Kim, S. Ryu, A 6-b 4.1-GS\/s flash ADC with time-domain latch interpolation in 90-nm CMOS. IEEE J. Solid-State Circuits 48(6), 1429\u20131441 (2013)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1024_CR30","doi-asserted-by":"crossref","unstructured":"M. Kulkarni, V. Sridhar, G. Kulkarni, 4-bit flash analog to digital converter design using CMOS-LTE Comparator, in IEEE Asia Pacific Conference on Circuits and Systems (2010)","DOI":"10.1109\/APCCAS.2010.5774817"},{"key":"1024_CR31","doi-asserted-by":"crossref","unstructured":"K. Lad, M. Bhat, A 1-V 1-GS\/s 6-bit low-power flash ADC in 90-nm CMOS with 15.75 mW power consumption, in International Conference on Computer Communication and Informatics (2013)","DOI":"10.1109\/ICCCI.2013.6466320"},{"key":"1024_CR32","unstructured":"H. Lee, I. Wang, S. Liu, A 7-bit 400\u00a0MS\/s sub-ranging flash ADC in 0.18\u00a0\n                    \n                      \n                    \n                    $$\\upmu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  m CMOS, in IEEE International SOC Conference, pp. 11\u201314 (2007)"},{"key":"1024_CR33","unstructured":"D. Lee, J. Yoo, K. Choi, Design method and automation of comparator generation for flash A\/D converter, in Proceedings of International Symposium on Quality Electronic Design, pp. 138\u2013142 (2002)"},{"key":"1024_CR34","doi-asserted-by":"crossref","unstructured":"J. Lin, B. Haroun, An embedded 0.8\u00a0V\/480\u00a0pW 6b 22\u00a0MHz flash ADC in 0.13\n                    \n                      \n                    \n                    $$\\upmu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  m digital CMOS process using nonlinear double-interpolation technique, in Solid-State Circuits Conference (2002)","DOI":"10.1109\/JSSC.2002.804333"},{"key":"1024_CR35","unstructured":"Y. Lin, Y. Lien, S. Chang A 0.35\u20131 V 0.2\u20133 GS\/s 4-bit low-power flash ADC for a solar-powered wireless module, in International Symposium on VLSI Design Automation and Test (2010)"},{"key":"1024_CR36","doi-asserted-by":"crossref","unstructured":"J. Lin, I. Mano, M. Miyahara, A. Matsuzawa, A 0.5 V, 420 MSps, 7-bit flash ADC using all-digital time-domain delay interpolation, in IEEE International Conference on Electron Devices and Solid State Circuit (2012)","DOI":"10.1109\/EDSSC.2012.6482785"},{"key":"1024_CR37","unstructured":"J. Ma, S. Sin, U. Seng-Pan, R. Martins, A power-efficient 1.056 GS\/s resolution-switchable 5-bit\/6-bit flash ADC for UWB Applications, in International Symposium on Circuits and Systems (2006)"},{"key":"1024_CR38","doi-asserted-by":"crossref","unstructured":"D. Malathi, R. Greeshma, R. Sanjay, B. Venkataramani, A 4 bit medium speed flash ADC using inverter based comparator in 0.18\u00a0\n                    \n                      \n                    \n                    $$\\upmu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  m CMOS, in International Symposium on VLSI Design and Test (2015)","DOI":"10.1109\/ISVDAT.2015.7208069"},{"key":"1024_CR39","doi-asserted-by":"crossref","unstructured":"S. Martin, T. Kayiranga, Y. Shi, H. Li, Comparative study of a 100\u00a0kW PV WBG inverter using 1200V SiC MOSFET and JFET cascode devices, in IEEE Applied Power Electronics Conference and Exposition (APEC), pp. 399\u2013405 (2018)","DOI":"10.1109\/APEC.2018.8341042"},{"key":"1024_CR40","doi-asserted-by":"crossref","unstructured":"Y. Min, A. Abdullah, H. Kim, S. Kim, A 5-bit 500-MS\/s time-domain flash ADC in 0.18\u00a0\n                    \n                      \n                    \n                    $$\\upmu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  m CMOS, in International Symposium on Integrated Circuits (2011)","DOI":"10.1109\/ISICir.2011.6131965"},{"key":"1024_CR41","doi-asserted-by":"crossref","unstructured":"M. Miyahara, J. Lin, K. Yoshihara, A. Matsuzawa, A 0.5 V, 1.2 mW, 160 fJ, 600 MS\/s 5 bit flash ADC, in IEEE Asian Solid State Circuits Conference (2010)","DOI":"10.1109\/ASSCC.2010.5716584"},{"key":"1024_CR42","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1109\/MSSC.2015.2442393","volume":"7","author":"B Murmann","year":"2015","unstructured":"B. Murmann, The race for the extra decibel\u2014a brief review of the current ADC performance trajectories. IEEE Solid-State Circuit Mag. 7, 58\u201366 (2015)","journal-title":"IEEE Solid-State Circuit Mag."},{"key":"1024_CR43","doi-asserted-by":"crossref","unstructured":"B. Nasri, S. Sebastian, K. You, R. RanjithKumar, D. Shahrjerdi, A 700\u00a0\n                    \n                      \n                    \n                    $$\\upmu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                   W 1\u00a0GS\/s 4-bit folding-flash ADC in 65nm CMOS for wideband wireless communications, in IEEE International Symposium on Circuits and Systems (2017)","DOI":"10.1109\/ISCAS.2017.8050624"},{"key":"1024_CR44","unstructured":"S. Park, Y. Palaskas, A. Ravi, A 4\u00a0GSps 4b flash ADC in 0.18\u00a0\n                    \n                      \n                    \n                    $$\\upmu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  m CMOS, in IEEE International Solid-State Circuits Conference (2006)"},{"key":"1024_CR45","doi-asserted-by":"publisher","first-page":"1865","DOI":"10.1109\/JSSC.2007.903053","volume":"42","author":"S Park","year":"2007","unstructured":"S. Park, Y. Palaskas, A. Ravi, A 4\u00a0GSps 4b flash ADC in 0.18\u00a0\n                    \n                      \n                    \n                    $$\\upmu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  m CMOS. IEEE J. Solid-State Circuits. 42, 1865\u20131872 (2007)","journal-title":"IEEE J. Solid-State Circuits."},{"key":"1024_CR46","doi-asserted-by":"crossref","unstructured":"S. Park, Y. Palaskas, A. Ravi, R. Bishop, M. Flynn, A 3.5 GS\/s 5-b flash ADC in 90 nm CMOS, in Custom Integrated Circuits Conference (2006)","DOI":"10.1109\/CICC.2006.320890"},{"key":"1024_CR47","unstructured":"C. Paulus, H. Bluthgen, M. Low, E. Sicheneder. A 4\u00a0GS\/s 6b flash ADC in 0.13\u00a0\n                    \n                      \n                    \n                    $$\\upmu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  m CMOS, in VLSI Circuits (2004)"},{"issue":"12","key":"1024_CR48","doi-asserted-by":"publisher","first-page":"837","DOI":"10.1109\/TCSII.2011.2168020","volume":"58","author":"J Pernillo","year":"2011","unstructured":"J. Pernillo, M. Flynn, A 1.5-GS\/s flash ADC With 57.7-dB SFDR and 6.4-Bit ENOB in 90 nm Digital CMOS. IEEE Trans. Circuits Syst II: Express Briefs 58(12), 837\u2013841 (2011)","journal-title":"IEEE Trans. Circuits Syst II: Express Briefs"},{"key":"1024_CR49","doi-asserted-by":"crossref","unstructured":"J. Proesel, G. Keskin, J. Plouchart, L. Pileggi, An 8-bit 1.5\u00a0GS\/s flash ADC using post-manufacturing statistical selection, in IEEE Custom Integrated Circuits Conference (2010)","DOI":"10.1109\/CICC.2010.5617410"},{"key":"1024_CR50","doi-asserted-by":"crossref","unstructured":"J. Proesel, L. Pileggi, A 0.6-to-1\u00a0V inverter-based 5-bit flash ADC in 0.09\u00a0\n                    \n                      \n                    \n                    $$\\upmu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  m digital CMOS, in Custom Integrated Circuits Conference (2008)","DOI":"10.1109\/CICC.2008.4672046"},{"key":"1024_CR51","doi-asserted-by":"crossref","unstructured":"G. Rajashekar, M. Bhat, Design of resolution adaptive TIQ flash ADC using AMS 0.35\u00a0\n                    \n                      \n                    \n                    $$\\upmu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  m technology, in International Conference on Electronic Design (2008)","DOI":"10.1109\/ICED.2008.4786654"},{"key":"1024_CR52","unstructured":"C. Sandner, M. Clara, A. Santner, T. Hartig, F. Kuttner, A 6bit, 1.2\u00a0GSps low-power flash-ADC in 0.13\u00a0\n                    \n                      \n                    \n                    $$\\upmu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  m digital CMOS, in Design, Automation and Test in Europe (2005)"},{"key":"1024_CR53","unstructured":"P. Scholtens, A 2.5 volt 6 bit 600\u00a0MSps flash ADC in 0.25\u00a0\n                    \n                      \n                    \n                    $$\\upmu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  m CMOS, in Solid-State Circuits Conference (2000)"},{"issue":"12","key":"1024_CR54","doi-asserted-by":"publisher","first-page":"1599","DOI":"10.1109\/JSSC.2002.804334","volume":"37","author":"P Scholtens","year":"2012","unstructured":"P. Scholtens, M. Vertregt, A 6-b 1.6-Gsps flash ADC in 0.18\u00a0\n                    \n                      \n                    \n                    $$\\upmu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  m CMOS using averaging termination. IEEE J. Solid-State Circuits 37(12), 1599\u20131609 (2012)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1024_CR55","doi-asserted-by":"crossref","unstructured":"L. Shiwen, D. Hua, G. Peng, G. Xiaoyan, C. Zhiming, W. Xinghua, Z. Shunan, Design and implementation of a CMOS 1\u00a0Gsps 5bit flash ADC with offset calibration, in IEEE International Conference on and IEEE Cyber, Physical and Social Computing Green Computing and Communications (2013)","DOI":"10.1109\/GreenCom-iThings-CPSCom.2013.339"},{"key":"1024_CR56","doi-asserted-by":"crossref","unstructured":"Y. Shu, A 6b 3\u00a0GS\/s 11\u00a0mW fully dynamic flash ADC in 40\u00a0nm CMOS with reduced number of comparators, in 2012 Symposium on VLSI Circuits (2012)","DOI":"10.1109\/VLSIC.2012.6243772"},{"key":"1024_CR57","doi-asserted-by":"crossref","unstructured":"T. Sundstrom, A. Alvandpour, A 2.5-GS\/s 30-mW 4-bit flash ADC in 90\u00a0nm CMOS, in NORCHIP (2008)","DOI":"10.1109\/NORCHP.2008.4738324"},{"issue":"4","key":"1024_CR58","doi-asserted-by":"publisher","first-page":"1143","DOI":"10.1109\/TMTT.2016.2529599","volume":"64","author":"G Tretter","year":"2016","unstructured":"G. Tretter, M. Khafaji, D. Fritsche, C. Carta, F. Ellinger, Design and characterization of a 3-bit 24-GS\/s flash ADC in 28-nm low-power digital CMOS. IEEE Trans. Microw. Theory Tech. 64(4), 1143\u20131152 (2016)","journal-title":"IEEE Trans. Microw. Theory Tech."},{"key":"1024_CR59","unstructured":"C. Tsai, K. Hong, Y. Hwang, W. Lee, T. Lee, New power saving design method for CMOS flash ADC, in Midwest Symposium on Circuits and Systems (2004)"},{"key":"1024_CR60","doi-asserted-by":"crossref","unstructured":"H. Tseng, H. Ou, C. Lin, B. Liu, A low-power rail-to-rail 6-bit flash ADC based on a novel complementary average-value approach, in International Symposium on Low Power Electronics and Design (2004)","DOI":"10.1145\/1013235.1013300"},{"key":"1024_CR61","unstructured":"K. Uyttenhove, A. Marques, M. Steyaert, A 6-bit 1 GHz acquisition speed CMOS flash ADC with digital error correction, in Custom Integrated Circuits Conference (2000)"},{"key":"1024_CR62","doi-asserted-by":"crossref","unstructured":"K. Uyttenhove, M. Steyaert, A 1.8\u00a0V, 6 bit, 1.3-GHz CMOS flash ADC in 0.25\u00a0\n                    \n                      \n                    \n                    $$\\upmu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  m CMOS, in Solid-State Circuits Conference (2002)","DOI":"10.1109\/JSSC.2003.813244"},{"key":"1024_CR63","doi-asserted-by":"crossref","unstructured":"D. Varma, Reduced comparator low power flash ADC using 35\u00a0nm CMOS, in International Conference on Electronics Computer Technology (2011)","DOI":"10.1109\/ICECTECH.2011.5941628"},{"issue":"12","key":"1024_CR64","doi-asserted-by":"publisher","first-page":"3038","DOI":"10.1109\/JSSC.2013.2279419","volume":"48","author":"A Varzaghani","year":"2013","unstructured":"A. Varzaghani, A. Kasapi, D. Loizos, S. Paik, S. Verma, S. Zogopoulos, S. Sidiropoulos, A 10.3-GS\/s 6-bit flash ADC for 10\u00a0G ethernet applications. IEEE J. Solid-State Circuits 48(12), 3038\u20133048 (2013)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1024_CR65","doi-asserted-by":"crossref","unstructured":"B. Verbruggen, J. Craninckx, M. Kuijk, P. Wambacq, G. Plas. A 2.2\u00a0mW 5b 1.75\u00a0GS\/s Folding flash ADC in 90\u00a0nm digital CMOS, in IEEE International Solid-State Circuits Conference (2008)","DOI":"10.1109\/ISSCC.2008.4523152"},{"key":"1024_CR66","doi-asserted-by":"crossref","unstructured":"O. Viitala, S. Lindfors, K. Halonen. A 5-bit 1-GS\/s Flash-ADC in 0.13-m CMOS using active interpolation, in Proceedings of the 32nd European Solid-State Circuits Conference, pp. 412\u2013415 (2006)","DOI":"10.1109\/ESSCIR.2006.307618"},{"key":"1024_CR67","doi-asserted-by":"crossref","unstructured":"I. Wang, S. Liu, A 4-bit 10\u00a0GSample\/sec flash ADC with merged interpolation and reference voltage, in IEEE Asian Solid-State Circuits Conference (2008)","DOI":"10.1109\/ASSCC.2008.4708806"},{"key":"1024_CR68","unstructured":"H. Wei, U. Chio, Y. Zhu, S. Sin, U. Seng-Pan, R. Martins. A power scalable 6-bit 1.2\u00a0GS\/s flash ADC with power on\/off track-and-hold and preamplifier, in International Symposium on Circuits and Systems (2008)"},{"key":"1024_CR69","doi-asserted-by":"crossref","unstructured":"X. Xiangyan, Z. Xuerong, Y. Fan, R. Junyan, A 100\u00a0MS\/s 5bit fully digital flash ADC with standard cells, in International Conference on ASIC (2015)","DOI":"10.1109\/ASICON.2015.7516936"},{"issue":"7","key":"1024_CR70","doi-asserted-by":"publisher","first-page":"668","DOI":"10.1109\/TCSII.2008.921596","volume":"55","author":"H Yu","year":"2008","unstructured":"H. Yu, M. Chang, A 1-V 1.25-GS\/S 8-bit self-calibrated flash ADC in 90-nm digital CMOS. IEEE Trans. Circuits Syst. II: Express Briefs 55(7), 668\u2013672 (2008)","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"1024_CR71","doi-asserted-by":"crossref","unstructured":"Y. Zhao, S. Wang, Y. Qin, Z. Hong, A sub-sampling 3-bit 4\u00a0GSps flash ADC in 0.13\u00a0\n                    \n                      \n                    \n                    $$\\upmu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  m CMOS, in IEEE International Conference on Solid-State and Integrated Circuit Technology (2010)","DOI":"10.1109\/ICSICT.2010.5667682"},{"key":"1024_CR72","unstructured":"S. Zhang, S. Wang, X. Lin, G. Ren, A 6-bit low power flash ADC with a novel bubble error correction used in UWB communication systems, in IEEE International Conference on Electron Devices and Solid-State Circuits (2014)"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01024-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-019-01024-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01024-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,13]],"date-time":"2020-01-13T19:07:11Z","timestamp":1578942431000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-019-01024-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,14]]},"references-count":72,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2019,9]]}},"alternative-id":["1024"],"URL":"https:\/\/doi.org\/10.1007\/s00034-019-01024-1","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2019,1,14]]},"assertion":[{"value":"9 June 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"30 December 2018","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"2 January 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 January 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}