{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T18:52:23Z","timestamp":1772131943682,"version":"3.50.1"},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"9","license":[{"start":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T00:00:00Z","timestamp":1548028800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1007\/s00034-019-01039-8","type":"journal-article","created":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T17:24:49Z","timestamp":1548091489000},"page":"4056-4078","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":29,"title":["A Novel Multiplexer-Based Quaternary Full Adder in Nanoelectronics"],"prefix":"10.1007","volume":"38","author":[{"given":"Esmail","family":"Roosta","sequence":"first","affiliation":[]},{"given":"Seied Ali","family":"Hosseini","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,1,21]]},"reference":[{"issue":"3","key":"1039_CR1","doi-asserted-by":"publisher","first-page":"142","DOI":"10.1016\/j.compeleceng.2018.05.019","volume":"69","author":"E Abiri","year":"2018","unstructured":"E. Abiri, A. Darabi, S. Salem, Design of multiple-valued logic gates using gate-diffusion input for image processing applications. Comput. Electr. Eng. 69(3), 142\u2013157 (2018)","journal-title":"Comput. Electr. Eng."},{"key":"1039_CR2","doi-asserted-by":"crossref","unstructured":"P. Dalmia, Vikas, A. Parashar, A. Tomar and Dr. Neeta Pandey. Novel High speed Vedic Multiplier proposal incorporating Adder based on Quaternary Signed Digit number system. 31th International Conference on VLSI Design and 17th International Conference on Embedded Systems, 6-10 Jan. (2018)","DOI":"10.1109\/VLSID.2018.78"},{"key":"1039_CR3","unstructured":"S. Das, S. Bhattacharya, D. Das, Design of Transmission Gate Logic Circuits using Carbon Nanotube Field Effect Transistors. in Proceedings of National conference on Advanced Communication Systems and Design Techniques, Nov. (2011), pp. 75\u201378"},{"key":"1039_CR4","doi-asserted-by":"publisher","first-page":"156","DOI":"10.1016\/j.mejo.2016.04.016","volume":"53","author":"SA Ebrahimi","year":"2016","unstructured":"S.A. Ebrahimi, M.R. Reshadinezhad, A. Bohlooli, M. Shahsavari, Efficient CNTFET-based design of quaternary logic gates and arithmetic circuits. Microelectron. J. 53, 156\u2013166 (2016)","journal-title":"Microelectron. J."},{"key":"1039_CR5","doi-asserted-by":"publisher","first-page":"897","DOI":"10.1142\/S0129156406004077","volume":"16","author":"J Guo","year":"2006","unstructured":"J. Guo, S.O. Koswatta, N. Neophytou et al., Carbon nanotube field-effect transistors. Int. J. High Speed Electron. Syst. 16, 897\u2013912 (2006)","journal-title":"Int. J. High Speed Electron. Syst."},{"key":"1039_CR6","doi-asserted-by":"publisher","first-page":"93","DOI":"10.4313\/TEEM.2010.11.3.093","volume":"11","author":"YB Kim","year":"2010","unstructured":"Y.B. Kim, Challenges for nanoscale MOSFETs and emerging nanoelectronics. Trans. Electr. Electron. Mater. 11, 93\u2013105 (2010)","journal-title":"Trans. Electr. Electron. Mater."},{"key":"1039_CR7","doi-asserted-by":"crossref","unstructured":"Y.B. Kim, F. Lombardi, Novel design methodology to optimize the speed and power of the CNTFET circuits, in Proceedings of IEEE International Midwest Symposium on Circuits and System, pp. 1130\u20131133 (2009)","DOI":"10.1109\/MWSCAS.2009.5235967"},{"key":"1039_CR8","doi-asserted-by":"publisher","first-page":"481","DOI":"10.1109\/TNANO.2005.851427","volume":"4","author":"Y Lin","year":"2005","unstructured":"Y. Lin, J. Appenzeller, J. Knoch, P. Avouris, High-performance carbon nanotube field-effect transistor with tunable polarities. IEEE Trans. Nanotechnol. 4, 481\u2013489 (2005)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"5","key":"1039_CR9","doi-asserted-by":"publisher","first-page":"1019","DOI":"10.1109\/TNANO.2012.2211614","volume":"11","author":"S Lin","year":"2012","unstructured":"S. Lin, Y.-B. Kim, F. Lombardi, Design of a ternary memory cell using CNTFETs. IEEE Trans. Nanotechnol. 11(5), 1019\u20131025 (2012)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"1039_CR10","doi-asserted-by":"publisher","first-page":"875","DOI":"10.1007\/s00034-015-0084-7","volume":"35","author":"MS Mastoori","year":"2016","unstructured":"M.S. Mastoori, F. Razaghian, A novel energy-efficient ternary successor and predecessor using CNTFET. Circuits Syst. Signal Process. 35, 875\u2013895 (2016)","journal-title":"Circuits Syst. Signal Process."},{"issue":"1","key":"1039_CR11","first-page":"1","volume":"2","author":"DM Miller","year":"2007","unstructured":"D.M. Miller, M.A. Thornton, Multiple valued logic: concepts and representations. Synth. Lect. Digit. Circ. Syst. 2(1), 1\u2013127 (2007)","journal-title":"Synth. Lect. Digit. Circ. Syst."},{"issue":"3","key":"1039_CR12","doi-asserted-by":"publisher","first-page":"271","DOI":"10.1007\/s13204-013-0206-0","volume":"4","author":"M Mishra","year":"2014","unstructured":"M. Mishra and S. Akashe, High performance, low power 200 gb\/s 4:1 mux with tgl in 45 nm technology. Appl. Nanosci. 4(3), 271\u2013277 (2014)","journal-title":"Appl. Nanosci."},{"issue":"5","key":"1039_CR13","doi-asserted-by":"publisher","first-page":"1631","DOI":"10.1007\/s00034-012-9413-2","volume":"31","author":"MH Moaiyeri","year":"2012","unstructured":"M.H. Moaiyeri, K. Navi, O. Hashemipour, Design and evaluation of CNFET-based quaternary circuits. Circuits Syst. Signal Process. 31(5), 1631\u20131652 (2012)","journal-title":"Circuits Syst. Signal Process."},{"key":"1039_CR14","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-018-0977-3","author":"M Shahangian","year":"2018","unstructured":"M. Shahangian, S.A. Hosseini, S.H. Pishgar Komleh, Design of a multi-digit binary-to-ternary converter based on CNTFETs. Circuits Syst. Signal Process. (2018). \n                    https:\/\/doi.org\/10.1007\/s00034-018-0977-3","journal-title":"Circuits Syst. Signal Process."},{"key":"1039_CR15","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1016\/j.aeue.2018.06.011","volume":"93","author":"E Shahrom","year":"2018","unstructured":"E. Shahrom, S.A. Hosseini, A new low power multiplexer based ternary multiplier using CNTFETs. Int. J. Electron. Commun. (AE\u00dc) 93, 191\u2013207 (2018)","journal-title":"Int. J. Electron. Commun. (AE\u00dc)"},{"issue":"3","key":"1039_CR16","doi-asserted-by":"publisher","first-page":"762","DOI":"10.1007\/s10825-015-0714-0","volume":"14","author":"F Sharifi","year":"2015","unstructured":"F. Sharifi, M.H. Moaiyeri, K. Navi, N. Bagherzadeh, Quaternary full adder cells based on carbon nanotube FETs. J. Comput. Electron. 14(3), 762\u2013772 (2015)","journal-title":"J. Comput. Electron."},{"issue":"3","key":"1039_CR17","doi-asserted-by":"publisher","first-page":"19","DOI":"10.5815\/ijmecs.2015.03.03","volume":"7","author":"F Sharifi","year":"2015","unstructured":"F. Sharifi, M.H. Moaiyeri, K. Navi, A novel quaternary full adder cell based on nanotechnology. Int. J. Mod. Educ. Comput. Sci. 7(3), 19\u201325 (2015)","journal-title":"Int. J. Mod. Educ. Comput. Sci."},{"key":"1039_CR18","unstructured":"C. Vudadha, A. Surya, S. Agrawal and M. B. Srinivas, Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers, IEEE Transactions on circuits and systems\u2013I, 04 June (2018), pp. 1\u201313"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01039-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-019-01039-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01039-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,21]],"date-time":"2020-01-21T00:17:56Z","timestamp":1579565876000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-019-01039-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,21]]},"references-count":18,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2019,9]]}},"alternative-id":["1039"],"URL":"https:\/\/doi.org\/10.1007\/s00034-019-01039-8","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,1,21]]},"assertion":[{"value":"4 November 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"11 January 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"14 January 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 January 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}