{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,20]],"date-time":"2026-06-20T16:20:17Z","timestamp":1781972417979,"version":"3.54.5"},"reference-count":21,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2019,2,18]],"date-time":"2019-02-18T00:00:00Z","timestamp":1550448000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1007\/s00034-019-01054-9","type":"journal-article","created":{"date-parts":[[2019,2,18]],"date-time":"2019-02-18T13:33:54Z","timestamp":1550496834000},"page":"900-918","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":20,"title":["A Novel B*tree Crossover-Based Simulated Annealing Algorithm for Combinatorial Optimization in VLSI Fixed-Outline Floorplans"],"prefix":"10.1007","volume":"39","author":[{"given":"M.","family":"Shunmugathammal","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"C.","family":"Christopher Columbus","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Anand","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2019,2,18]]},"reference":[{"key":"1054_CR1","unstructured":"S.N. Adya, I.L. Markov, Fixed-outline floorplanning through better local search, in ICCD\u201901: Proceedings of the International Conference on Computer Design. VLSI in Computers & Processors (IEEE Computer Society, Austin, 2001), pp. 328\u2013334"},{"issue":"6","key":"1054_CR2","doi-asserted-by":"publisher","first-page":"1120","DOI":"10.1109\/TVLSI.2003.817546","volume":"11","author":"SN Adya","year":"2003","unstructured":"S.N. Adya, I.L. Markov, Fixed-outline floorplanning: enabling hierarchical design. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 11(6), 1120\u20131135 (2003)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"3","key":"1054_CR3","doi-asserted-by":"publisher","first-page":"667","DOI":"10.1007\/s10589-011-9442-y","volume":"52","author":"S Anand","year":"2012","unstructured":"S. Anand, S. Saravanasankar, P. Subbaraj, Customized simulated annealing based decision algorithms for combinatorial optimization in VLSI floorplanning problem. Comput. Optim. Appl. 52(3), 667\u2013678 (2012)","journal-title":"Comput. Optim. Appl."},{"key":"1054_CR4","doi-asserted-by":"publisher","DOI":"10.1201\/9781420013481","volume-title":"Handbook of Algorithms for Physical Design Automation","author":"CJ Alpert","year":"2008","unstructured":"C.J. Alpert, D.P. Mehta, S.S. Sapatnekar, Handbook of Algorithms for Physical Design Automation, 1st edn. (CRC Publishers, Boston, 2008)","edition":"1"},{"key":"1054_CR5","doi-asserted-by":"publisher","unstructured":"Y C. Chang, Y.W. Chang, G.M. Wu, S.W. Wu, B*-trees: a new representation for non-slicing floorplans, in Proceedings of the 37th Design Automation Conference (2000), pp. 458\u2013463. \nhttps:\/\/doi.org\/10.1109\/DAC.2000.855354","DOI":"10.1109\/DAC.2000.855354"},{"key":"1054_CR6","unstructured":"J. Chen, G. Chen, W. Guo, A discrete PSO for multi-objective optimization in VLSI floorplanning, in Internatioal Symposium on Intelligence Computation and Applications (2009), pp. 400\u2013410"},{"issue":"12","key":"1054_CR7","doi-asserted-by":"publisher","first-page":"1329","DOI":"10.1007\/s00500-009-0501-6","volume":"14","author":"G Chen","year":"2010","unstructured":"G. Chen, W. Guo, Y.A. Chen, A PSO-based intelligent decision algorithm for VLSI floorplanning. Soft Comput. Fusion Found. Methodol. Appl. 14(12), 1329\u20131337 (2010). \nhttps:\/\/doi.org\/10.1007\/s00500-009-0501-6","journal-title":"Soft Comput. Fusion Found. Methodol. Appl."},{"issue":"4","key":"1054_CR8","first-page":"510","volume":"25","author":"TC Chen","year":"2006","unstructured":"T.C. Chen, Y.W. Chang, Modern floorplanning based on fast simulated annealing. IEEE Trans. CAD 25(4), 510\u2013522 (2006)","journal-title":"IEEE Trans. CAD"},{"key":"1054_CR9","unstructured":"C.K. Cheng, T. Yoshimura, An enhanced perturbing algorithm for floorplan design using the O-tree representation, in Proceedings of International Symposium on Physical Design (2000), pp. 168\u2013173"},{"key":"1054_CR10","unstructured":"L. Christine Valenzuela, Y. Pearl Wang, A genetic algorithm for VLSI floorplanning, in Proceedings of the 6th International Conference on Parallel Problem Solving from Nature (2000), pp. 671\u2013680"},{"issue":"4","key":"1054_CR11","doi-asserted-by":"publisher","first-page":"390","DOI":"10.1109\/TEVC.2002.802872","volume":"6","author":"L Christine Valenzuela","year":"2002","unstructured":"L. Christine Valenzuela, Y. Pearl Wang, VLSI placement and area optimization using a genetic algorithm to breed normalized postfix expressions. IEEE Trans. Evol. Comput. 6(4), 390\u2013401 (2002)","journal-title":"IEEE Trans. Evol. Comput."},{"key":"1054_CR12","doi-asserted-by":"crossref","unstructured":"P.N. Guo, C.K. Cheng, T. Yoshimura, An O-tree representation of non-slicing floorplans and its applications, in Proceedings of ACM\/IEEE Design Automation Conference (ACM, New York, 1999), pp. 268\u2013273","DOI":"10.1145\/309847.309928"},{"issue":"7","key":"1054_CR13","doi-asserted-by":"publisher","first-page":"3285","DOI":"10.1016\/j.asoc.2013.02.011","volume":"13","author":"CS Hoo","year":"2013","unstructured":"C.S. Hoo, K. Jeevan, V. Ganapathy, H. Ramiah, Variable-order ant system for VLSI multi objective floorplanning. Appl. Soft Comput. 13(7), 3285\u20133297 (2013)","journal-title":"Appl. Soft Comput."},{"issue":"4598","key":"1054_CR14","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S Kirpatrick","year":"1983","unstructured":"S. Kirpatrick, C.D. Gelatt, M.P. Vecchi, Optimization by simulated annealing. Science 220(4598), 671\u2013680 (1983)","journal-title":"Science"},{"key":"1054_CR15","unstructured":"J.M. Lin, Y.W. Chang, TCG: a transitive closure graph-based representation for non-slicing floorplans, in Proceedings of the 38th Conference on Design Automation Las Vegas, Nevada (2001), pp. 764\u2013769"},{"issue":"4","key":"1054_CR16","doi-asserted-by":"publisher","first-page":"679","DOI":"10.1109\/TVLSI.2003.816137","volume":"11","author":"JM Lin","year":"2003","unstructured":"J.M. Lin, Y.W. Chang, S.P. Lin, Corner Sequence: a P-admissible floorplan representation with a worst-case linear-time packing scheme. IEEE Trans. VLSI Syst. 11(4), 679\u2013686 (2003)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"1054_CR17","unstructured":"T. Lin, D.S. Chen, Y.W. Wang, Robust fixed-outline floorplanning through evolutionary search, in ASP-DAC\u201904: Proceedings of the 2004 Asia and South Pacific Design Automation Conference (IEEE Press, Piscataway, 2004), pp. 42\u201344"},{"key":"1054_CR18","doi-asserted-by":"publisher","unstructured":"H. Murtha, E.S. Kuh, Sequence pair-based placement method for hard\/soft\/pre-placed modules, in ISPD\u201998: Proceedings of the 1998 International Symposium on Physical Design (ACM, New York, 1998), pp. 167\u2013172. \nhttps:\/\/doi.org\/10.1145\/274535.274560","DOI":"10.1145\/274535.274560"},{"issue":"1","key":"1054_CR19","doi-asserted-by":"publisher","first-page":"123","DOI":"10.1109\/TSMCB.2006.883268","volume":"37","author":"M Tang","year":"2007","unstructured":"M. Tang, X. Yao, A memetic algorithm for VLSI floorplanning. IEEE Trans. Syst. Man Cybern. 37(1), 123\u2013135 (2007)","journal-title":"IEEE Trans. Syst. Man Cybern."},{"key":"1054_CR20","first-page":"215","volume-title":"Lecture Notes in Computer Science","author":"Maolin Tang","year":"2005","unstructured":"M. Tang, A. Sebastian, A genetic algorithm for VLSI floorplanning using O-tree representation, in Applications on Evolutionary Computing. Lecture Notes in Computer Science, vol. 3449 (Springer, Berlin, 2005), pp. 215\u2013224"},{"key":"1054_CR21","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-1677-0","volume-title":"Simulated Annealing for VLSI Design","author":"DF Wong","year":"1988","unstructured":"D.F. Wong, H.W. Leong, C.L. Liu, Simulated Annealing for VLSI Design (Kluwer Academic Publishers, Norwell, 1988)"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-019-01054-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01054-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01054-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,18]],"date-time":"2020-02-18T16:29:30Z","timestamp":1582043370000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-019-01054-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2,18]]},"references-count":21,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2020,2]]}},"alternative-id":["1054"],"URL":"https:\/\/doi.org\/10.1007\/s00034-019-01054-9","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,2,18]]},"assertion":[{"value":"20 November 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"21 January 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 February 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 February 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}