{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T22:39:11Z","timestamp":1761863951726,"version":"3.37.3"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"9","license":[{"start":{"date-parts":[[2019,2,18]],"date-time":"2019-02-18T00:00:00Z","timestamp":1550448000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1007\/s00034-019-01059-4","type":"journal-article","created":{"date-parts":[[2019,2,18]],"date-time":"2019-02-18T08:27:14Z","timestamp":1550478434000},"page":"4338-4356","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":14,"title":["Design and Analysis of Low-Power Adiabatic Logic Circuits by Using CNTFET Technology"],"prefix":"10.1007","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2947-8257","authenticated-orcid":false,"given":"Ajay Kumar","family":"Dadoria","sequence":"first","affiliation":[]},{"given":"Kavita","family":"Khare","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,2,18]]},"reference":[{"issue":"2","key":"1059_CR1","first-page":"122","volume":"14","author":"A Agrawal","year":"2016","unstructured":"A. Agrawal, T.K. Gupta, A.K. Dadoria, Ultra low power adiabatic logic using diode connected DC biased PFAL logic. Adv. Electr. Electron. Eng. 14(2), 122\u2013130 (2016)","journal-title":"Adv. Electr. Electron. Eng."},{"issue":"5582","key":"1059_CR2","doi-asserted-by":"publisher","first-page":"787","DOI":"10.1126\/science.1060928","volume":"297","author":"RH Baughman","year":"2002","unstructured":"R.H. Baughman, A.A. Zakhidov, W.A. De Heer, Carbon nanotubes the route toward applications. Science 297(5582), 787\u2013792 (2002). \n                    https:\/\/doi.org\/10.1126\/science.1060928","journal-title":"Science"},{"key":"1059_CR3","doi-asserted-by":"publisher","DOI":"10.1109\/iceeot.2016.7755521","author":"P Bhati","year":"2016","unstructured":"P. Bhati, N.Z. Rizvi, Adiabatic logic: an alternative approach to low power application circuits. Int. Conf. Electr. Electron. Optim. Tech. (2016). \n                    https:\/\/doi.org\/10.1109\/iceeot.2016.7755521","journal-title":"Int. Conf. Electr. Electron. Optim. Tech."},{"issue":"2","key":"1059_CR4","doi-asserted-by":"publisher","first-page":"116","DOI":"10.1049\/el:20000183","volume":"36","author":"A Blotti","year":"2000","unstructured":"A. Blotti, S.D. Pascoli, R. Saletti, Simple model for positive feedback adiabatic logic power consumption estimation. Electron. Lett. 36(2), 116\u2013118 (2000)","journal-title":"Electron. Lett."},{"issue":"12","key":"1059_CR5","doi-asserted-by":"publisher","first-page":"2782","DOI":"10.1109\/TVLSI.2014.2385817","volume":"23","author":"M Chanda","year":"2015","unstructured":"M. Chanda, De Jain, C.K. Sarkar, Implementation of subthreshold adiabatic logic for ultralow-power application. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(12), 2782\u20132790 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"4","key":"1059_CR6","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/4.126534","volume":"27","author":"AP Chandrakasan","year":"1992","unstructured":"A.P. Chandrakasan, S. Sheng, R.W. Broderson, Low power CMOS digital design. IEEE J. Solid-State Circuits 27(4), 473\u2013484 (1992)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"1059_CR7","doi-asserted-by":"publisher","first-page":"498","DOI":"10.1109\/5.371964","volume":"83","author":"P Chandrakasan","year":"1995","unstructured":"P. Chandrakasan, R.W. Broderson, Minimizing power consumption in digital CMOS circuits. Proc. IEEE 83(4), 498\u2013523 (1995)","journal-title":"Proc. IEEE"},{"issue":"3","key":"1059_CR8","doi-asserted-by":"publisher","first-page":"867","DOI":"10.1007\/s10825-017-1034-3","volume":"16","author":"AK Dadoria","year":"2017","unstructured":"A.K. Dadoria, K. Khare, T.K. Gupta, N. Khare, Integrating sleep and pass transistor logic for leakage power reduction in FinFET circuits. J. Comput. Electron. 16(3), 867\u2013874 (2017)","journal-title":"J. Comput. Electron."},{"key":"1059_CR9","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139164313","volume-title":"Quantum Transport: Atom to Transistor","author":"S Datta","year":"2005","unstructured":"S. Datta, Quantum Transport: Atom to Transistor (Cambridge University Press, New York, 2005)"},{"issue":"12","key":"1059_CR10","doi-asserted-by":"publisher","first-page":"3186","DOI":"10.1109\/TED.2007.909030","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.S.P. Wong, A compact spice model for carbon-nanotube field-effect transistors including non-idealities and its application\u2014part 1: model of the intrinsic channel region. IEEE Trans. Electron Devices 54(12), 3186\u20133194 (2007)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"2","key":"1059_CR11","doi-asserted-by":"publisher","first-page":"758","DOI":"10.1021\/nl203701g","volume":"12","author":"AD Franklin","year":"2012","unstructured":"A.D. Franklin, M. Luisier et al., Sub-10\u00a0nm carbon nanotube transistor. Nano Lett. 12(2), 758\u2013762 (2012)","journal-title":"Nano Lett."},{"issue":"6348","key":"1059_CR12","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1038\/354056a0","volume":"354","author":"S Iijima","year":"1991","unstructured":"S. Iijima, Helical microtubules of graphitic carbon. Nature 354(6348), 56\u201358 (1991)","journal-title":"Nature"},{"key":"1059_CR13","doi-asserted-by":"publisher","unstructured":"N. Jeanniot, A. Todri-Sanial, Investigation of the power-clock network impact on adiabatic logic, Proc. IEEE, (2016). \n                    https:\/\/doi.org\/10.1109\/SaPIW.2016.7496270","DOI":"10.1109\/SaPIW.2016.7496270"},{"key":"1059_CR14","unstructured":"J.S. Kramer et al., 2nd order adiabatic computing with 2N\u20132N and 2N\u20132N2P logic circuits, in Proceedings of International Symposium Low Power Design, (1995), pp. 191\u2013196"},{"key":"1059_CR15","doi-asserted-by":"crossref","unstructured":"S.P. Kushawaha, T.N. Sasamal, Modified positive feedback adiabatic logic for ultra low power VLSI, in IEEE International Conference on Computer, Communication and Control, (2015)","DOI":"10.1109\/IC4.2015.7375579"},{"issue":"5","key":"1059_CR16","doi-asserted-by":"publisher","first-page":"1019","DOI":"10.1109\/TNANO.2012.2211614","volume":"11","author":"S Lin","year":"2012","unstructured":"S. Lin, Y.B. Kim, F. Lombardi, Design of a ternary memory cell using CNTFET. IEEE Trans. Nanotechnol. 11(5), 1019\u20131025 (2012)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"1059_CR17","first-page":"1","volume":"57","author":"L Nan","year":"2014","unstructured":"L. Nan, C. Xiao, Xin et al., Low power adiabatic logic based on FinFETs. Sci China 57, 1\u201313 (2014)","journal-title":"Sci China"},{"key":"1059_CR18","doi-asserted-by":"publisher","first-page":"1269","DOI":"10.1016\/j.mejo.2015.10.008","volume":"46","author":"KR Pasupathy","year":"2015","unstructured":"K.R. Pasupathy, B. Bindu, Low power, high speed carbon nanotube FET based level shifters for multi-VDD systems-On-Chips. Microelectron. J. 46, 1269\u20131274 (2015)","journal-title":"Microelectron. J."},{"issue":"12","key":"1059_CR19","doi-asserted-by":"publisher","first-page":"2435","DOI":"10.1063\/1.1610791","volume":"83","author":"M Radosavljevic","year":"2003","unstructured":"M. Radosavljevic, S. Heinze, J. Tersoff, Ph Avouris, Drain voltage scaling in carbon nanotube transistors. Appl. Phys. Lett. 83(12), 2435\u20132437 (2003)","journal-title":"Appl. Phys. Lett."},{"issue":"2","key":"1059_CR20","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/JPROC.2002.808156","volume":"91","author":"K Roy","year":"2003","unstructured":"K. Roy et al., Leakage current mechanisms and leakage reduction techniques in deep-sub micrometer CMOS circuits. Proc. IEEE 91(2), 305\u2013327 (2003). \n                    https:\/\/doi.org\/10.1109\/JPROC.2002.808156","journal-title":"Proc. IEEE"},{"key":"1059_CR21","volume-title":"Low-Power CMOS VLSI Circuit Design","author":"K Roy","year":"2000","unstructured":"K. Roy, S.C. Prasad, Low-Power CMOS VLSI Circuit Design (Wiley, New York, 2000)"},{"key":"1059_CR22","doi-asserted-by":"crossref","unstructured":"P. Sheokand, V. Bhargave, S. Pandey, J. Kaur, A new energy efficient two phase adiabatic logic for low power VLSI applications, in International Conference on Signal Processing, Computing and Control, (2015)","DOI":"10.1109\/ISPCC.2015.7375041"},{"issue":"2","key":"1059_CR23","first-page":"108","volume":"3","author":"D Shingal","year":"2013","unstructured":"D. Shingal, A. Saxena, A. Noor, Adiabatic logic circuits: a retrospect. MIT Int. J. Electron. Commun. Eng. 3(2), 108\u2013114 (2013)","journal-title":"MIT Int. J. Electron. Commun. Eng."},{"issue":"2","key":"1059_CR24","doi-asserted-by":"publisher","first-page":"43","DOI":"10.4313\/TEEM.2011.12.2.43","volume":"12","author":"Y Sun","year":"2011","unstructured":"Y. Sun, V. Kursun, N-type carbon-nanotube MOSFET device profile optimization for very large scale integration. Trans. Electr. Electron. Mater. 12(2), 43\u201350 (2011)","journal-title":"Trans. Electr. Electron. Mater."},{"issue":"2","key":"1059_CR25","doi-asserted-by":"publisher","first-page":"43","DOI":"10.4313\/TEEM.2011.12.2.43","volume":"12","author":"Y Sun","year":"2011","unstructured":"Y. Sun, V. Kursun, N-type carbon-nanotube MOSFET device profile optimization for very large scale integration. Trans. Electr. Electron. Mater. 12(2), 43\u201350 (2011)","journal-title":"Trans. Electr. Electron. Mater."},{"key":"1059_CR26","doi-asserted-by":"publisher","unstructured":"P Teichmann (2012) Fundamentals of adiabatic logic, in Adiabatic Logic, 34 (Springer, Dordrecht, 2012), Doi \n                    https:\/\/doi.org\/10.1007\/978-94-007-2345-0_2","DOI":"10.1007\/978-94-007-2345-0_2"},{"issue":"20","key":"1059_CR27","doi-asserted-by":"publisher","first-page":"1867","DOI":"10.1049\/el:19961272","volume":"32","author":"A Vetuli","year":"1996","unstructured":"A. Vetuli, S.D. Pascoli, L.M. Reyneri, Positive feedback in adiabatic logic. Electron. Lett. 32(20), 1867\u20131869 (1996)","journal-title":"Electron. Lett."},{"key":"1059_CR28","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511778124","volume-title":"Carbon Nanotube and Graphene Device Physics","author":"HSP Wong","year":"2010","unstructured":"H.S.P. Wong, D. Akinwande, Carbon Nanotube and Graphene Device Physics (Cambridge University Press, New York, 2010). \n                    https:\/\/doi.org\/10.1017\/CBO9780511778124"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-019-01059-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01059-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01059-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,18]],"date-time":"2020-02-18T11:29:34Z","timestamp":1582025374000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-019-01059-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2,18]]},"references-count":28,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2019,9]]}},"alternative-id":["1059"],"URL":"https:\/\/doi.org\/10.1007\/s00034-019-01059-4","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2019,2,18]]},"assertion":[{"value":"6 July 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"7 February 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 February 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 February 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}