{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T11:02:18Z","timestamp":1740135738640,"version":"3.37.3"},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"9","license":[{"start":{"date-parts":[[2019,2,18]],"date-time":"2019-02-18T00:00:00Z","timestamp":1550448000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2019,9]]},"DOI":"10.1007\/s00034-019-01062-9","type":"journal-article","created":{"date-parts":[[2019,2,18]],"date-time":"2019-02-18T10:23:03Z","timestamp":1550485383000},"page":"4266-4279","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Error-Aware Design Procedure to Implement Hardware-Efficient Antilogarithmic Converters"],"prefix":"10.1007","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7325-5424","authenticated-orcid":false,"given":"Merin","family":"Loukrakpam","sequence":"first","affiliation":[]},{"given":"Madhuchhanda","family":"Choudhury","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,2,18]]},"reference":[{"issue":"9","key":"1062_CR1","doi-asserted-by":"publisher","first-page":"1221","DOI":"10.1109\/TC.2003.1228517","volume":"52","author":"KH Abed","year":"2003","unstructured":"K.H. Abed, R.E. Siferd, Vlsi implementation of a low-power antilogarithmic converter. IEEE Trans. Comput. 52(9), 1221\u20131228 (2003)","journal-title":"IEEE Trans. Comput."},{"issue":"2","key":"1062_CR2","doi-asserted-by":"publisher","first-page":"202","DOI":"10.1109\/TC.2010.154","volume":"60","author":"MG Arnold","year":"2011","unstructured":"M.G. Arnold, S. Collange, A real\/complex logarithmic number system alu. IEEE Trans. Comput. 60(2), 202\u2013213 (2011)","journal-title":"IEEE Trans. Comput."},{"key":"1062_CR3","unstructured":"C. Brokish, M. Lewis, in A-Law and \n                           \n                    \n                      \n                    \n                    $$\\mu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  \n                           -Law Companding Implementations Using the TMS320C54x (Texas Instruments, SPRA163, 1997)"},{"issue":"10","key":"1062_CR4","doi-asserted-by":"publisher","first-page":"667","DOI":"10.1109\/TCSII.2011.2164159","volume":"58","author":"D Caro De","year":"2011","unstructured":"D. De Caro, N. Petra, A.G. Strollo, Efficient logarithmic converters for digital signal processing applications. IEEE Trans. Circuits Syst. II 58(10), 667\u2013671 (2011)","journal-title":"IEEE Trans. Circuits Syst. II"},{"issue":"12","key":"1062_CR5","doi-asserted-by":"publisher","first-page":"2326","DOI":"10.1109\/TVLSI.2010.2081387","volume":"19","author":"R Gutierrez","year":"2011","unstructured":"R. Gutierrez, J. Valls, Low cost hardware implementation of logarithm approximation. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(12), 2326\u20132330 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"8","key":"1062_CR6","doi-asserted-by":"publisher","first-page":"967","DOI":"10.1109\/TCSII.2016.2608967","volume":"64","author":"M Ha","year":"2017","unstructured":"M. Ha, S. Lee, Accurate hardware-efficient logarithm circuit. IEEE Trans. Circuits Syst. II 64(8), 967\u2013971 (2017)","journal-title":"IEEE Trans. Circuits Syst. II"},{"issue":"2","key":"1062_CR7","doi-asserted-by":"publisher","first-page":"97","DOI":"10.1109\/T-C.1970.222874","volume":"100","author":"EL Hall","year":"1970","unstructured":"E.L. Hall, D.D. Lynch, S. Dwyer, Generation of products and quotients using approximate binary logarithms for digital filtering applications. IEEE Trans. Comput. 100(2), 97\u2013105 (1970)","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"1062_CR8","doi-asserted-by":"publisher","first-page":"295","DOI":"10.1049\/iet-cdt:20070080","volume":"2","author":"K Johansson","year":"2008","unstructured":"K. Johansson, O. Gustafsson, L. Wanhammar, Implementation of elementary functions for logarithmic number systems. IET Comput. Digit. Tech. 2(4), 295\u2013304 (2008)","journal-title":"IET Comput. Digit. Tech."},{"key":"1062_CR9","unstructured":"F. M. Khan, M.G. Arnold, W. M. Pottenger, Hardware-based support vector machine classification in logarithmic number systems, in IEEE International Symposium on Circuits and Systems, 2005. ISCAS 2005. IEEE (2005), pp. 5154\u20135157"},{"issue":"11","key":"1062_CR10","doi-asserted-by":"publisher","first-page":"2373","DOI":"10.1109\/JSSC.2006.882887","volume":"41","author":"H Kim","year":"2006","unstructured":"H. Kim, B.G. Nam, J.H. Sohn, J.H. Woo, H.J. Yoo, A 231-mhz, 2.18-mw 32-bit logarithmic arithmetic unit for fixed-point 3-d graphics system. IEEE J. Solid-State Circuits 41(11), 2373\u20132381 (2006)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"11","key":"1062_CR11","doi-asserted-by":"publisher","first-page":"2373","DOI":"10.1109\/JSSC.2006.882887","volume":"41","author":"H Kim","year":"2006","unstructured":"H. Kim, B.G. Nam, J.H. Sohn, J.H. Woo, H.J. Yoo, A 231-mhz, 2.18-mw 32-bit logarithmic arithmetic unit for fixed-point 3-d graphics system. IEEE Trans. Solid State Circuits 41(11), 2373\u20132381 (2006)","journal-title":"IEEE Trans. Solid State Circuits"},{"issue":"1","key":"1062_CR12","doi-asserted-by":"publisher","first-page":"219","DOI":"10.1007\/s00542-016-3238-z","volume":"24","author":"CT Kuo","year":"2018","unstructured":"C.T. Kuo, T.B. Juang, Area-efficient and highly accurate antilogarithmic converters with multiple regions of constant compensation schemes. Microsyst. Technol. 24(1), 219\u2013225 (2018)","journal-title":"Microsyst. Technol."},{"key":"1062_CR13","unstructured":"T.C. Lin, S.K. Chen, C.W. Liu. A low-error and rom-free logarithmic arithmetic unit for embedded 3d graphics applications, in 2013 International Symposium on VLSI Design, Automation, and Test (VLSI-DAT). IEEE (2013), pp. 1\u20134"},{"issue":"4","key":"1062_CR14","doi-asserted-by":"publisher","first-page":"1158","DOI":"10.1109\/TC.2015.2441696","volume":"65","author":"CW Liu","year":"2016","unstructured":"C.W. Liu, S.H. Ou, K.C. Chang, T.C. Lin, S.K. Chen, A low-error, cost-efficient design procedure for evaluating logarithms to be used in a logarithmic arithmetic processor. IEEE Trans. Comput. 65(4), 1158\u20131164 (2016)","journal-title":"IEEE Trans. Comput."},{"key":"1062_CR15","doi-asserted-by":"publisher","first-page":"512","DOI":"10.1109\/TEC.1962.5219391","volume":"4","author":"JN Mitchell","year":"1962","unstructured":"J.N. Mitchell, Computer multiplication and division using binary logarithms. IRE Trans. Electron. Comput. 4, 512\u2013517 (1962)","journal-title":"IRE Trans. Electron. Comput."},{"issue":"4","key":"1062_CR16","doi-asserted-by":"publisher","first-page":"490","DOI":"10.1109\/TC.2008.12","volume":"57","author":"BG Nam","year":"2008","unstructured":"B.G. Nam, H. Kim, H.J. Yoo, Power and area-efficient unified computation of vector and elementary functions for handheld 3d graphics systems. IEEE Trans. Comput. 57(4), 490\u2013504 (2008)","journal-title":"IEEE Trans. Comput."},{"issue":"2","key":"1062_CR17","doi-asserted-by":"publisher","first-page":"269","DOI":"10.1109\/TVLSI.2008.2003481","volume":"17","author":"S Paul","year":"2009","unstructured":"S. Paul, N. Jayakumar, S.P. Khatri, A fast hardware approach for approximate, efficient logarithm and antilogarithm computations. IEEE Trans. Very Large Scale Integr. (VLSI) 17(2), 269\u2013277 (2009)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI)"},{"issue":"9","key":"1062_CR18","doi-asserted-by":"publisher","first-page":"1085","DOI":"10.1109\/TC.2004.53","volume":"53","author":"JA Pineiro","year":"2004","unstructured":"J.A. Pineiro, M.D. Ercegovac, J.D. Bruguera, Algorithm and architecture for logarithm, exponential, and powering computation. IEEE Trans. Comput. 53(9), 1085\u20131096 (2004)","journal-title":"IEEE Trans. Comput."},{"key":"1062_CR19","unstructured":"D. Van Ess, in Algorithm-Logarithmic Signal Companding-not Just a Good idea-it is\n                           \n                    \n                      \n                    \n                    $$\\mu $$\n                    \n                      \n                        \u03bc\n                      \n                    \n                  -Law. Cypress Semiconductor, AN2095. (2012)"},{"key":"1062_CR20","unstructured":"M. Zhu, J. Xiao, W. Wanggen, H. Yajun. Error flatten logarithm approximation for graphics processing unit, in 2011 International Conference on Microelectronics (ICM). IEEE (2011), pp. 1\u20136"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-019-01062-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01062-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01062-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,18]],"date-time":"2020-02-18T11:29:37Z","timestamp":1582025377000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-019-01062-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2,18]]},"references-count":20,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2019,9]]}},"alternative-id":["1062"],"URL":"https:\/\/doi.org\/10.1007\/s00034-019-01062-9","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"type":"print","value":"0278-081X"},{"type":"electronic","value":"1531-5878"}],"subject":[],"published":{"date-parts":[[2019,2,18]]},"assertion":[{"value":"20 July 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"8 February 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 February 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 February 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}