{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T20:31:20Z","timestamp":1772915480956,"version":"3.50.1"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"10","license":[{"start":{"date-parts":[[2019,2,22]],"date-time":"2019-02-22T00:00:00Z","timestamp":1550793600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1007\/s00034-019-01070-9","type":"journal-article","created":{"date-parts":[[2019,2,22]],"date-time":"2019-02-22T03:44:36Z","timestamp":1550807076000},"page":"4640-4666","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":44,"title":["CNTFET-Based Design of Ternary Arithmetic Modules"],"prefix":"10.1007","volume":"38","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3314-5276","authenticated-orcid":false,"given":"Trapti","family":"Sharma","sequence":"first","affiliation":[]},{"given":"Laxmi","family":"Kumre","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,2,22]]},"reference":[{"issue":"5","key":"1070_CR1","doi-asserted-by":"publisher","first-page":"739","DOI":"10.1109\/JSSC.1984.1052216","volume":"19","author":"PC Balla","year":"1984","unstructured":"P.C. Balla, A. Antoniou, Low power dissipation MOS ternary logic family. IEEE J. Solid State Circuits 19(5), 739\u2013749 (1984)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"2","key":"1070_CR2","doi-asserted-by":"publisher","first-page":"118","DOI":"10.1166\/jno.2017.1978","volume":"12","author":"NH Bastani","year":"2017","unstructured":"N.H. Bastani, M.H. Moaiyeri, K. Navi, Carbon nanotube field effect transistor switching logic for designing efficient ternary arithmetic circuits. J. Nanoelectron. Optoelectron. 12(2), 118\u2013129 (2017)","journal-title":"J. Nanoelectron. Optoelectron."},{"key":"1070_CR3","unstructured":"K.Y. Bok, Y.B. Kim, F. Lombardi, Novel design methodology to optimize the speed and power of the CNTFET circuits, in Proceedings of the IEEE International Midwest Symposium on Circuits and Systems, Cancun, Mexico (2009), pp. 1130\u20131133"},{"key":"1070_CR4","unstructured":"J.T. Butler, Multiple-Valued Logic in VLSI Design, IEEE Computer Society Press Technology Series. Los Alamitos, California"},{"key":"1070_CR5","unstructured":"G. Cho, Y. Kim, F. Lombardi, M. Choi, Performance evaluation of CNFET-based logic gates, in Proceedings of the IEEE International Instrumentation and Measurement Technology Conference, Singapore (2009), pp. 909\u2013991"},{"issue":"12","key":"1070_CR6","doi-asserted-by":"publisher","first-page":"3186","DOI":"10.1109\/TED.2007.909030","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including non idealities and its application\u2014part I: model of the intrinsic channel region. IEEE Trans. Electron Device 54(12), 3186\u20133194 (2007)","journal-title":"IEEE Trans. Electron Device"},{"issue":"12","key":"1070_CR7","doi-asserted-by":"publisher","first-page":"3195","DOI":"10.1109\/TED.2007.909043","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including non-idealities and its application\u2014part II: full device model and circuit performance benchmarking. IEEE Trans. Electron Device 54(12), 3195\u20133205 (2007)","journal-title":"IEEE Trans. Electron Device"},{"key":"1070_CR8","unstructured":"A. Dhande, V. Ingole, Design and implementation of 2 bit ternary ALU slice, in Proceedings of the International Conference IEEE-Sciences of Electronic, Technologies of Information and Telecommunications (2005), pp. 17\u201321"},{"issue":"2","key":"1070_CR9","first-page":"291","volume":"2","author":"SA Ebrahimi","year":"2012","unstructured":"S.A. Ebrahimi, P. Keshavarzian, S. Sorouri, Low power CNTFET-based ternary full adder cell for nanoelectronics. Int. J. Soft Comput. 2(2), 291\u2013295 (2012)","journal-title":"Int. J. Soft Comput."},{"issue":"5","key":"1070_CR10","doi-asserted-by":"publisher","first-page":"365","DOI":"10.1049\/iet-cds.2015.0264","volume":"10","author":"F Jafarzadehpour","year":"2016","unstructured":"F. Jafarzadehpour, P. Keshavarzian, Low-power consumption ternary full adder based on CNTFET. IET Circuits Devices Syst. 10(5), 365\u2013374 (2016)","journal-title":"IET Circuits Devices Syst."},{"issue":"5","key":"1070_CR11","doi-asserted-by":"publisher","first-page":"793","DOI":"10.1109\/TVLSI.2012.2198248","volume":"21","author":"S Karmakar","year":"2013","unstructured":"S. Karmakar, J. Chandy, F. Jain, Design of ternary logic combinational circuits based on quantum dot gate FETs. IEEE Trans. VLSI Syst. 21(5), 793\u2013806 (2013)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"3","key":"1070_CR12","doi-asserted-by":"publisher","first-page":"93","DOI":"10.4313\/TEEM.2010.11.3.093","volume":"11","author":"YB Kim","year":"2010","unstructured":"Y.B. Kim, Challenges for nanoscale MOSFETs and emerging nano-electronics. Trans. Electr. Electron. Mater. 11(3), 93\u2013105 (2010)","journal-title":"Trans. Electr. Electron. Mater."},{"key":"1070_CR13","doi-asserted-by":"publisher","first-page":"481","DOI":"10.1109\/TNANO.2005.851427","volume":"4","author":"Y Lin","year":"2005","unstructured":"Y. Lin, J. Appenzeller, J. Knoch, P. Avouris, High-performance carbon nanotube field-effect transistor with tunable polarities. IEEE Trans. Nanotechnol. 4, 481\u2013489 (2005)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"2","key":"1070_CR14","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1109\/TNANO.2009.2036845","volume":"10","author":"S Lin","year":"2011","unstructured":"S. Lin, Y.B. Kim, F. Lombardi, CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE Trans. Nanotechnol. 10(2), 217\u2013225 (2011)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"1070_CR15","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1109\/TNANO.2002.1005429","volume":"1","author":"PL McEuen","year":"2002","unstructured":"P.L. McEuen, M. Fuhrer, H. Park, Single-walled carbon nanotube electronics. IEEE Trans. Nanotechnol. 1, 78\u201385 (2002)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"1070_CR16","unstructured":"R.F. Mirzaee, M.H. Moaiyeri, K. Navi, Dramatically low-transistor-count high-speed ternary adders, in 43rd International Symposium on Multiple-Valued Logic (2013), pp. 170\u2013175"},{"issue":"4","key":"1070_CR17","doi-asserted-by":"publisher","first-page":"285","DOI":"10.1049\/iet-cds.2010.0340","volume":"5","author":"MH Moaiyeri","year":"2011","unstructured":"M.H. Moaiyeri, A. Doostaregan, K. Navi, Design of energy-efficient and robust ternary circuits for nanotechnology. IET Circuits Devices Syst. 5(4), 285\u2013296 (2011)","journal-title":"IET Circuits Devices Syst."},{"issue":"1","key":"1070_CR18","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1007\/BF03353650","volume":"3","author":"MH Moaiyeri","year":"2011","unstructured":"M.H. Moaiyeri, R.F. Mirzaee, K. Navi, O. Hashemipour, Efficient CNTFET-based ternary full adder cells for nanoelectronics. Nano Micro Lett. 3(1), 43\u201350 (2011)","journal-title":"Nano Micro Lett."},{"key":"1070_CR19","doi-asserted-by":"publisher","first-page":"1853","DOI":"10.1109\/TED.2003.815366","volume":"50","author":"A Rahman","year":"2003","unstructured":"A. Rahman, J. Guo, S. Datta, M.S. Lundstrom, Theory of ballistic nanotransistors. IEEE Trans. Electron Devices 50, 1853\u20131864 (2003)","journal-title":"IEEE Trans. Electron Devices"},{"issue":"11","key":"1070_CR20","doi-asserted-by":"publisher","first-page":"2391","DOI":"10.1109\/TCSI.2007.907799","volume":"54","author":"A Raychowdhury","year":"2007","unstructured":"A. Raychowdhury, K. Roy, Carbon nanotube electronics: design of high-performance and low-power digital circuits. IEEE Trans. Circuits Syst. 54(11), 2391\u20132401 (2007)","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"1","key":"1070_CR21","first-page":"107","volume":"16","author":"M Rezaeikhezeli","year":"2017","unstructured":"M. Rezaeikhezeli, M.H. Moaiyeri, A. Jalali, Analysis of crosstalk effects for multiwalled carbon nanotube bundle interconnects in ternary logic and comparison with cu interconnects. IEEE Trans. Nanotechnol. 16(1), 107\u2013117 (2017)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"3","key":"1070_CR22","doi-asserted-by":"publisher","first-page":"368","DOI":"10.1109\/TNANO.2017.2649548","volume":"16","author":"SK Sahoo","year":"2017","unstructured":"S.K. Sahoo, G. Akhilesh, R. Sahoo, M. Muglikar, High performance ternary adder using CNTFET. IEEE Trans. Nanotechnol. 16(3), 368\u2013374 (2017)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"11","key":"1070_CR23","doi-asserted-by":"publisher","first-page":"01","DOI":"10.1088\/1674-4926\/35\/11\/114002","volume":"35","author":"SK Sinha","year":"2014","unstructured":"S.K. Sinha, S. Chaudhury, Comparative study of leakage power in CNTFET over MOSFET device. J. Semicond. 35(11), 01\u201306 (2014)","journal-title":"J. Semicond."},{"key":"1070_CR24","unstructured":"S. Sinha, K.K. Kumar, S. Chaudhury, CNTFET: the emerging post-CMOS device, in International Conference on Signal Processing and Communication (ICSC) (2013), pp. 372\u2013374"},{"issue":"6","key":"1070_CR25","doi-asserted-by":"publisher","first-page":"4875","DOI":"10.1007\/s13369-014-1147-y","volume":"39","author":"V Sridevi","year":"2014","unstructured":"V. Sridevi, T. Jayanthy, Minimization of CNTFET ternary combinational circuits using negation of literals technique. Arab. J. Sci. Eng. 39(6), 4875\u20134890 (2014)","journal-title":"Arab. J. Sci. Eng."},{"issue":"8","key":"1070_CR26","doi-asserted-by":"publisher","first-page":"753","DOI":"10.1109\/TCSII.2016.2531100","volume":"63","author":"B Srinivasu","year":"2016","unstructured":"B. Srinivasu, K. Sridharan, Low-complexity multi-ternary digit multiplier design in CNTFET technology. IEEE Trans. Circuits Syst. 63(8), 753\u2013757 (2016)","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"5","key":"1070_CR27","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1049\/iet-cds.2016.0443","volume":"11","author":"S Tabrizchi","year":"2017","unstructured":"S. Tabrizchi, A. Panahi, F. Shari, K. Navi, N. Bagherzadeh, Method for designing ternary adder cells. IET Circuits Devices Syst. 11(5), 465\u2013470 (2017)","journal-title":"IET Circuits Devices Syst."},{"issue":"1","key":"1070_CR28","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1049\/ip-g-2.1990.0005","volume":"137","author":"XW Wu","year":"1990","unstructured":"X.W. Wu, F.P. Prosser, CMOS ternary logic circuits. Proc. IEEE Circuits Devices Syst. 137(1), 21\u201327 (1990)","journal-title":"Proc. IEEE Circuits Devices Syst."}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-019-01070-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01070-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01070-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,21]],"date-time":"2020-02-21T19:06:49Z","timestamp":1582312009000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-019-01070-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2,22]]},"references-count":28,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2019,10]]}},"alternative-id":["1070"],"URL":"https:\/\/doi.org\/10.1007\/s00034-019-01070-9","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,2,22]]},"assertion":[{"value":"22 September 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 February 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 February 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 February 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}