{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,30]],"date-time":"2024-03-30T13:06:59Z","timestamp":1711804019971},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"11","license":[{"start":{"date-parts":[[2019,4,22]],"date-time":"2019-04-22T00:00:00Z","timestamp":1555891200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1007\/s00034-019-01108-y","type":"journal-article","created":{"date-parts":[[2019,4,22]],"date-time":"2019-04-22T16:03:43Z","timestamp":1555949023000},"page":"4921-4932","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Low Power Magnetic Non-volatile Flip-Flops with Self-Time Logical Writing for High-End Processors"],"prefix":"10.1007","volume":"38","author":[{"given":"A.","family":"Udhayakumar","sequence":"first","affiliation":[]},{"given":"S.","family":"Padma","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,4,22]]},"reference":[{"issue":"9","key":"1108_CR1","doi-asserted-by":"publisher","first-page":"1693","DOI":"10.1109\/TVLSI.2012.2213280","volume":"21","author":"K Absel","year":"2013","unstructured":"K. Absel, L. Manuel, R.K. Kavitha, Low-power dual dynamic node pulsed hybrid flip-flop featuring efficient embedded logic. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 21(9), 1693\u20131704 (2013)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"5","key":"1108_CR2","doi-asserted-by":"publisher","first-page":"737","DOI":"10.1109\/TVLSI.2010.2041377","volume":"19","author":"M Alioto","year":"2011","unstructured":"M. Alioto, E. Consoli, G. Palumbo, Analysis and comparison in the energy-delay-area domain of nanometer CMOS flip-flops: Part II\u2014Results and figures of merit. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(5), 737\u2013750 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"7","key":"1108_CR3","doi-asserted-by":"publisher","first-page":"1583","DOI":"10.1109\/TCSI.2009.2033538","volume":"57","author":"M Alioto","year":"2010","unstructured":"M. Alioto, E. Consoli, G. Palumbo, General strategies to design nanometer flip-flops in the energy-delay space. IEEE Trans. Circuits Syst. I Regul. Pap. 57(7), 1583\u20131596 (2010)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"1108_CR4","doi-asserted-by":"crossref","unstructured":"K. Ando et al., Roles of non-volatile devices in future computer system: normally-off computer. IGI Global, pp. 83\u2013107 (2012)","DOI":"10.4018\/978-1-4666-1842-8.ch005"},{"key":"1108_CR5","unstructured":"I.G Baek et al., Multi-layer cross-point binary oxide resistive memory (OxRRAM) for post-NAND storage application. IEDM Tech. Dig., pp. 750\u2013753 (2005)"},{"issue":"4","key":"1108_CR6","doi-asserted-by":"publisher","first-page":"805","DOI":"10.1166\/jmihi.2018.2361","volume":"8","author":"S Baskar","year":"2018","unstructured":"S. Baskar, V.R. Dhulipala, Biomedical rehabilitation: data error detection and correction using two dimensional linear feedback shift register based cyclic redundancy check. J. Med. Imaging Health Inform. 8(4), 805\u2013808 (2018)","journal-title":"J. Med. Imaging Health Inform."},{"issue":"8","key":"1108_CR7","doi-asserted-by":"publisher","first-page":"632","DOI":"10.1166\/sl.2018.4005","volume":"16","author":"S Baskar","year":"2018","unstructured":"S. Baskar, V.R. Dhulipala, Implementation of elliptical curve point multiplication over Galois field (GF (p)) in 45 nanometer technology. Sensor Lett. 16(8), 632\u2013641 (2018)","journal-title":"Sensor Lett."},{"issue":"6","key":"1108_CR8","doi-asserted-by":"publisher","first-page":"1755","DOI":"10.1109\/TCSI.2013.2295026","volume":"61","author":"D Chabi","year":"2014","unstructured":"D. Chabi, W. Zhao, E. Deng, Y. Zhang, N.B. Romdhane, J.O. Klein, C. Chappert, Ultra low power magnetic flip-flop based on checkpointing\/power gating and self-enable mechanisms. IEEE Trans. Circuits Syst. I Regul. Pap. 61(6), 1755\u20131765 (2014)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"11","key":"1108_CR9","doi-asserted-by":"publisher","first-page":"813","DOI":"10.1038\/nmat2024","volume":"6","author":"C Chappert","year":"2007","unstructured":"C. Chappert, A. Fert, F.N. Van Dau, The emergence of spin electronics in data storage. Nat. Mater. 6(11), 813\u2013823 (2007)","journal-title":"Nat. Mater."},{"issue":"2","key":"1108_CR10","doi-asserted-by":"publisher","first-page":"284","DOI":"10.1109\/TVLSI.2010.2098426","volume":"20","author":"E Consoli","year":"2012","unstructured":"E. Consoli, G. Palumbo, M. Pennisi, Reconsidering high-speed design criteria for transmission-gate-based master-slave flip-flops. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(2), 284\u2013295 (2012)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"1108_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1155\/2014\/695832","volume":"2014","author":"Xiaohui Fan","year":"2014","unstructured":"X. Fan, Y. Wu, H. Dong, J. Hu, A low leakage autonomous data retention flip-flop with power gating technique. J. Electr. Comput. Eng. pp. 1\u201311 (2014)","journal-title":"Journal of Electrical and Computer Engineering"},{"key":"1108_CR12","doi-asserted-by":"crossref","unstructured":"H.C. Hadimani, et al., Optimized mathematical model for cell receivers running in spatially problematic multi path channels for wireless systems in smart antennas. In Emerging Trends in Engineering, Technology and Science (ICETETS), International Conference on. IEEE (2016)","DOI":"10.1109\/ICETETS.2016.7603049"},{"issue":"4","key":"1108_CR13","doi-asserted-by":"publisher","first-page":"1156","DOI":"10.1109\/TCSI.2015.2402938","volume":"62","author":"R Islam","year":"2015","unstructured":"R. Islam, M.R. Guthaus, Low-power clock distribution using a current-pulsed clocked flip-flop. IEEE Trans. Circuits Systems.\u2014I: Regul. Pap. 62(4), 1156\u20131164 (2015)","journal-title":"IEEE Trans. Circuits Systems.\u2014I: Regul. Pap."},{"issue":"11","key":"1108_CR14","doi-asserted-by":"publisher","first-page":"3155","DOI":"10.1109\/TCSI.2014.2334891","volume":"61","author":"I Kazi","year":"2014","unstructured":"I. Kazi, P. Meinerzhagen, P.E. Gaillardon, D. Sacchetto, Y. Leblebici, A. Burg, G.D. Micheli, Energy\/reliability trade-offs in low-voltage ReRAM-based non-volatile flip-flop design. IEEE Trans. Circuits Syst. 61(11), 3155\u20133164 (2014)","journal-title":"IEEE Trans. Circuits Syst."},{"key":"1108_CR15","doi-asserted-by":"crossref","unstructured":"E. Kitagawa et al., Impact of ultra low power and fast write operation of advanced perpendicular MTJ, in Proceedings of 12th Joint MMM\/Intermag, (2013)","DOI":"10.1109\/IEDM.2012.6479129"},{"issue":"2","key":"1108_CR16","first-page":"310","volume":"79","author":"M Marufuzzaman","year":"2015","unstructured":"M. Marufuzzaman, Z.H. Jalil, M.B.I. Reaz, L.F. Rahman, Design perspective of low power, high efficiency shift registers. J. Theor. Appl. Inf. Technol. 79(2), 310\u2013321 (2015)","journal-title":"J. Theor. Appl. Inf. Technol."},{"issue":"3","key":"1108_CR17","doi-asserted-by":"publisher","first-page":"413","DOI":"10.1109\/TVLSI.2014.2311851","volume":"23","author":"JH Park","year":"2015","unstructured":"J.H. Park, H. Kang, D.H. Jung, K. Ryu, S.O. Jung, Level-converting retention flip-flop for reducing stand by. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(3), 413\u2013421 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"1","key":"1108_CR18","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TVLSI.2009.2029116","volume":"19","author":"MW Phyu","year":"2011","unstructured":"M.W. Phyu, K. Fu, W.L. Goh, K.-S. Yeo, Power-efficient explicit-pulsed dual-edge triggered sense-amplifier flip-flops. IEEE Trans. Very Large Scale Integr. VLSI Syst. 19(1), 1\u20139 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"issue":"10","key":"1108_CR19","doi-asserted-by":"publisher","first-page":"186","DOI":"10.1007\/s10916-018-1045-z","volume":"42","author":"PM Shakeel","year":"2018","unstructured":"P.M. Shakeel, S. Baskar, V.R. Dhulipala, S. Mishra, M.M. Jaber, Maintaining security and privacy in health care system using learning based deep-Q-networks. J. Med. Syst. 42(10), 186 (2018)","journal-title":"J. Med. Syst."},{"key":"1108_CR20","unstructured":"A.D Smith et al., Latest advances and roadmap for in-plane and perpendicular STT-RAM, in Proceedings of 3rd IEEE Int. Memory Workshop (IMW), pp. 1\u20133 (2011)"},{"key":"1108_CR21","doi-asserted-by":"publisher","first-page":"1393","DOI":"10.1016\/j.procs.2015.02.057","volume":"46","author":"A Sudheer","year":"2015","unstructured":"A. Sudheer, A. Ravindran, Design and implementation of embedded logic flip-flop for low power applications. Procedia Comput. Sci. 46, 1393\u20131400 (2015)","journal-title":"Procedia Comput. Sci."},{"key":"1108_CR22","doi-asserted-by":"publisher","first-page":"1469","DOI":"10.1109\/TCSI.2012.2220507","volume":"60","author":"HP Trinh","year":"2013","unstructured":"H.P. Trinh, W.S. Zhao, J.-O. Klein, Y. Zhang, D. Ravelosona, C. Chappert, Magnetic adder based on racetrack memory. IEEE Trans. Circuits Syst. I Reg. Papers 60, 1469\u20131477 (2013)","journal-title":"IEEE Trans. Circuits Syst. I Reg. Papers"},{"issue":"5","key":"1108_CR23","doi-asserted-by":"publisher","first-page":"914","DOI":"10.1109\/TVLSI.2009.2038705","volume":"19","author":"P Zhao","year":"2011","unstructured":"P. Zhao, J. McNeely, W. Kuang, N. Wang, Z. Wang, Design of sequential elements for low power clocking system. IEEE Trans. Very Large Scale Integr. VLSI Syst. 19(5), 914\u2013918 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"1108_CR24","doi-asserted-by":"publisher","first-page":"1848","DOI":"10.1016\/j.microrel.2012.06.035","volume":"52","author":"WS Zhao","year":"2012","unstructured":"W.S. Zhao et al., Failure and reliability analysis of STT-MRAM. Microelectron. Reliab. 52, 1848\u20131852 (2012)","journal-title":"Microelectron. Reliab."},{"issue":"2","key":"1108_CR25","doi-asserted-by":"publisher","first-page":"443","DOI":"10.1109\/TCSI.2013.2278332","volume":"61","author":"Weisheng Zhao","year":"2014","unstructured":"W.S Zhao, M. Moreau, E. Deng, Y. Zhang, J.M. Portal, J.-O. Klein, M. Bocquet, H. Aziza, D. Deleruyelle, C. Muller, D. Querlioz, N. Ben Romdhane, C. Chappert, D. Ravelosona, Synchronous non-volatile logic gate design based on resistive switching memories. IEEE Trans. Circuits Syst. I Reg. Papers, \n                    https:\/\/doi.org\/10.1109\/tcsi.2013.2278332\n                    \n                  , accepted for publication (2017)","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01108-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-019-01108-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01108-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,20]],"date-time":"2020-04-20T23:12:50Z","timestamp":1587424370000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-019-01108-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4,22]]},"references-count":25,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2019,11]]}},"alternative-id":["1108"],"URL":"https:\/\/doi.org\/10.1007\/s00034-019-01108-y","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,4,22]]},"assertion":[{"value":"22 November 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"9 February 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"12 February 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 April 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}