{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T17:09:03Z","timestamp":1765040943507},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2019,6,4]],"date-time":"2019-06-04T00:00:00Z","timestamp":1559606400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2019,6,4]],"date-time":"2019-06-04T00:00:00Z","timestamp":1559606400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["Circuits Syst Signal Process"],"published-print":{"date-parts":[[2020,1]]},"DOI":"10.1007\/s00034-019-01158-2","type":"journal-article","created":{"date-parts":[[2019,6,4]],"date-time":"2019-06-04T16:15:30Z","timestamp":1559664930000},"page":"223-244","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":22,"title":["A Novel Very Low-Complexity Multi-valued Logic Comparator in Nanoelectronics"],"prefix":"10.1007","volume":"39","author":[{"given":"Seied Ali","family":"Hosseini","sequence":"first","affiliation":[]},{"given":"Sajjad","family":"Etezadi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,6,4]]},"reference":[{"issue":"4","key":"1158_CR1","doi-asserted-by":"publisher","first-page":"469","DOI":"10.1109\/TNANO.2007.896968","volume":"6","author":"A Akturk","year":"2007","unstructured":"A. Akturk, G. Pennington, N. Goldsman, A. Wickenden, Electron transport and velocity oscillations in a carbon nanotube. IEEE Trans. Nanotechnol. 6(4), 469\u2013474 (2007)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"1158_CR2","unstructured":"T. Araki, H. Tatsumi, M. Mukaidono, F. Yamamoto, Minimization of incompletely specified regular ternary logic functions and its application to fuzzy switching functions, in Proceedings of the IEEE International Symposium on Multiple-Valued Logic, (May 1998), pp. 289\u2013296"},{"issue":"5","key":"1158_CR3","doi-asserted-by":"publisher","first-page":"739","DOI":"10.1109\/JSSC.1984.1052216","volume":"19","author":"PC Balla","year":"1984","unstructured":"P.C. Balla, A. Antoniou, Low power dissipation MOS ternary logic family. IEEE J. Solid-State Circuits 19(5), 739\u2013749 (1984)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"1158_CR4","doi-asserted-by":"publisher","first-page":"1111","DOI":"10.1049\/el:19920701","volume":"28","author":"KW Current","year":"1992","unstructured":"K.W. Current, Algorithmic analogue-to-quaternary converter circuit using current-mode CMOS. Electron. Lett. 28(12), 1111\u20131112 (1992)","journal-title":"Electron. Lett."},{"key":"1158_CR5","unstructured":"K.W. Current, A CMOS quaternary threshold logic full adder circuit with transparent latch, in Proceedings of the International Symposium on Multiple-Valued Logic, (May 1990), pp. 168\u2013173"},{"issue":"13","key":"1158_CR6","doi-asserted-by":"publisher","first-page":"856","DOI":"10.1049\/el:19890577","volume":"25","author":"KW Current","year":"1989","unstructured":"K.W. Current, A CMOS quaternary latch. Electron. Len. 25(13), 856\u2013858 (1989)","journal-title":"Electron. Len."},{"issue":"5","key":"1158_CR7","doi-asserted-by":"publisher","first-page":"687","DOI":"10.1080\/00207218908921121","volume":"67","author":"KW Current","year":"1989","unstructured":"K.W. Current, Application of quaternary logic to the design of a proposed discrete cosine transform chip. Int. J. Electron. 67(5), 687\u2013701 (1989)","journal-title":"Int. J. Electron."},{"key":"1158_CR8","unstructured":"K.W. Current, M.E. Hurlston, A bidirectional current-mode CMOS multiple-valued logic memory circuit, in Proceedings of the International Symposium on Multiple-Valued Logic, (May 1991), pp. 196\u2013202"},{"key":"1158_CR9","unstructured":"K.W. Current, F.A. Edwards, D.A. Freitas, A CMOS multiple valued logic test chip, in Proceedings of the International Symposium on Multiple-Valued Logic, (May 1987), pp. 16\u201319"},{"key":"1158_CR10","unstructured":"K.W. Current, D.A. Freitas, F.A. Edwards, CMOS quaternary threshold logic full adder circuits. in Proceedings of the International Symposium on Multiple-Valued Logic, (May 1985), pp. 318\u2013322"},{"issue":"2","key":"1158_CR11","doi-asserted-by":"publisher","first-page":"95","DOI":"10.1109\/4.272112","volume":"29","author":"KW Current","year":"1994","unstructured":"K.W. Current, Current-mode CMOS multiple-valued logic circuits. IEEE J. Solid-State Circuits 29(2), 95\u2013107 (1994)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1158_CR12","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1016\/j.aeue.2019.04.012","volume":"105","author":"A Daraei","year":"2019","unstructured":"A. Daraei, S.A. Hosseini, Novel energy-efficient and high-noise margin quaternary circuits in nanoelectronics. AEU Int. J. Electron. Commun. 105, 145\u2013162 (2019)","journal-title":"AEU Int. J. Electron. Commun."},{"issue":"12","key":"1158_CR13","doi-asserted-by":"publisher","first-page":"3186","DOI":"10.1109\/TED.2007.909030","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.-S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014Part I: model of the intrinsic channel region. IEEE Trans. Electron Device 54(12), 3186\u20133194 (2007)","journal-title":"IEEE Trans. Electron Device"},{"issue":"12","key":"1158_CR14","doi-asserted-by":"publisher","first-page":"3195","DOI":"10.1109\/TED.2007.909043","volume":"54","author":"J Deng","year":"2007","unstructured":"J. Deng, H.-S.P. Wong, A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application\u2014Part II: full device model and circuit performance benchmarking. IEEE Trans. Electron. Device 54(12), 3195\u20133205 (2007)","journal-title":"IEEE Trans. Electron. Device"},{"key":"1158_CR15","doi-asserted-by":"publisher","first-page":"1177","DOI":"10.1016\/j.mejo.2016.04.016","volume":"53","author":"SA Ebrahimi","year":"2016","unstructured":"S.A. Ebrahimi, M.R. Reshadinezhad, A. Bohlooli, M. Shahsavari, Efficient CNTFET-based design of quaternary logic gates and arithmetic circuits. Microelectron. J. 53, 1177\u20131193 (2016)","journal-title":"Microelectron. J."},{"key":"1158_CR16","unstructured":"D.A. Freitas, K.W. Current, A quaternary logic encoder-decoder circuit design using CMOS, in Proceedings of the International Symposium on Multiple-Valued Logic, (May 1983), pp. 190\u2013195"},{"issue":"17","key":"1158_CR17","doi-asserted-by":"publisher","first-page":"695","DOI":"10.1049\/el:19830474","volume":"19","author":"DA Freitas","year":"1983","unstructured":"D.A. Freitas, K.W. Current, A CMOS current comparator circuit. Electron. Len. 19(17), 695\u2013697 (1983)","journal-title":"Electron. Len."},{"key":"1158_CR18","doi-asserted-by":"publisher","first-page":"888","DOI":"10.1016\/j.jestch.2015.12.007","volume":"19","author":"KJ Gan","year":"2016","unstructured":"K.J. Gan, J.J. Lu, W.K. Yeh, Y.H. Chen, Y.W. Chen, Multiple-valued logic design based on the multiple-peak BiCMOSNDR circuits. Eng. Sci. Technol. Int. J. 19, 888\u2013893 (2016)","journal-title":"Eng. Sci. Technol. Int. J."},{"issue":"2","key":"1158_CR19","doi-asserted-by":"publisher","first-page":"178","DOI":"10.1109\/MDT.2008.34","volume":"25","author":"H Hashempour","year":"2008","unstructured":"H. Hashempour, F. Lombardi, Device model for ballistic CNFETs using the first conducting band. IEEE Des. Test Comput. 25(2), 178\u2013186 (2008)","journal-title":"IEEE Des. Test Comput."},{"issue":"2","key":"1158_CR20","doi-asserted-by":"publisher","first-page":"609","DOI":"10.1109\/JSSC.1985.1052354","volume":"20","author":"A Heung","year":"1985","unstructured":"A. Heung, H.T. Mouftah, Depletion\/enhancement CMOS for a lower power family of three-valued logic circuits. IEEE J. Solid-State Circuit 20(2), 609\u2013616 (1985)","journal-title":"IEEE J. Solid-State Circuit"},{"issue":"1","key":"1158_CR21","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1109\/4.268","volume":"23","author":"S Kawahito","year":"1988","unstructured":"S. Kawahito, M. Kameyama, T. Higuchi, H. Yamada, A 32\u2009\u00d7\u200932-bit multiplier using multiple-valued MOS current-mode circuits. IEEE J. Solid-State Cimuits 23(1), 124\u2013132 (1988)","journal-title":"IEEE J. Solid-State Cimuits"},{"issue":"3","key":"1158_CR22","doi-asserted-by":"publisher","first-page":"665","DOI":"10.1007\/s00034-013-9672-6","volume":"33","author":"P Keshavarzian","year":"2013","unstructured":"P. Keshavarzian, R. Sarikhani, A novel CNTFET-based ternary full adder. Circuits Syst. Signal Process. 33(3), 665\u2013679 (2013)","journal-title":"Circuits Syst. Signal Process."},{"issue":"4","key":"1158_CR23","doi-asserted-by":"publisher","first-page":"695","DOI":"10.1109\/TNANO.2014.2316000","volume":"13","author":"J Liang","year":"2014","unstructured":"J. Liang, L. Chen, J. Han, F. Lombardi, Design and evaluation of multiple valued logic gates using pseudo N-type carbon nanotube FETs. IEEE Trans. Nanotechnol. 13(4), 695\u2013708 (2014)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"5","key":"1158_CR24","doi-asserted-by":"publisher","first-page":"481","DOI":"10.1109\/TNANO.2005.851427","volume":"4","author":"Y Lin","year":"2005","unstructured":"Y. Lin, J. Appenzeller, J. Knoch, P. Avouris, High-performance carbon nanotube field-effect transistor with tunable polarities. IEEE Trans. Nanotechnol. 4(5), 481\u2013489 (2005)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"2","key":"1158_CR25","doi-asserted-by":"publisher","first-page":"217","DOI":"10.1109\/TNANO.2009.2036845","volume":"10","author":"S Lin","year":"2011","unstructured":"S. Lin, Y.B. Kim, F. Lombardi, The CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE Trans. Nanotechnol. 10(2), 217\u2013225 (2011)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"4","key":"1158_CR26","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1049\/iet-cdt.2013.0023","volume":"7","author":"MH Moaiyeri","year":"2013","unstructured":"M.H. Moaiyeri, R.F. Mirzaee, A. Doostaregan, K. Navi, O. Hashemipour, A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits. IET Comput. Digit. Tech. 7(4), 167\u2013181 (2013)","journal-title":"IET Comput. Digit. Tech."},{"issue":"2","key":"1158_CR27","doi-asserted-by":"publisher","first-page":"179","DOI":"10.1109\/TC.1986.1676738","volume":"35","author":"M Mukaidono","year":"1986","unstructured":"M. Mukaidono, Regular ternary logic functions\u2014ternary logic functions suitable for treating ambiguity. IEEE Trans. Comput. 35(2), 179\u2013183 (1986)","journal-title":"IEEE Trans. Comput."},{"issue":"2","key":"1158_CR28","doi-asserted-by":"publisher","first-page":"168","DOI":"10.1109\/TNANO.2004.842068","volume":"4","author":"A Raychowdhury","year":"2005","unstructured":"A. Raychowdhury, K. Roy, Carbon-nanotube-based voltage-mode multiple-valued logic design. IEEE Trans. Nanotechnol. 4(2), 168\u2013179 (2005)","journal-title":"IEEE Trans. Nanotechnol."},{"issue":"2","key":"1158_CR29","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1109\/TC.1986.1676727","volume":"35","author":"DA Rich","year":"1986","unstructured":"D.A. Rich, A survey of multivalued memories. IEEE Trans. Comput. 35(2), 99\u2013106 (1986)","journal-title":"IEEE Trans. Comput."},{"issue":"9","key":"1158_CR30","doi-asserted-by":"publisher","first-page":"4056","DOI":"10.1007\/s00034-019-01039-8","volume":"38","author":"Esmail Roosta","year":"2019","unstructured":"E. Roosta, S.A. Hosseini, A novel multiplexer-based quaternary full adder in nanoelectronics. Circuits Syst. Signal Process., (21 Jan. 2019). \nhttps:\/\/doi.org\/10.1007\/s00034-019-01039-8","journal-title":"Circuits, Systems, and Signal Processing"},{"issue":"6","key":"1158_CR31","doi-asserted-by":"publisher","first-page":"2544","DOI":"10.1007\/s00034-018-0977-3","volume":"38","author":"M Shahangian","year":"2019","unstructured":"M. Shahangian, S.A. Hosseini, S.H. Pishgar Komleh, Design of a multi-digit binary-to-ternary converter based on CNTFETs. Circuits Syst. Signal Process38(6), 2544\u20132563 (2019)","journal-title":"Circuits Syst. Signal Process"},{"key":"1158_CR32","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1016\/j.aeue.2018.06.011","volume":"93","author":"E Shahrom","year":"2018","unstructured":"E. Shahrom, S.A. Hosseini, A new low power multiplexer based ternary multiplier using CNTFETs. AEU Int. J. Electron. Commun. 93, 191\u2013207 (2018)","journal-title":"AEU Int. J. Electron. Commun."},{"issue":"9","key":"1158_CR33","doi-asserted-by":"publisher","first-page":"619","DOI":"10.1109\/TC.1981.1675860","volume":"30","author":"KC Smith","year":"1981","unstructured":"K.C. Smith, The prospects for multivalued logic: a technology and applications view. IEEE Trans. Comput. 30(9), 619\u2013634 (1981)","journal-title":"IEEE Trans. Comput."},{"key":"1158_CR34","unstructured":"Stanford University CNFET model Website. Stanford University, Stanford, CA (2008) (online). \nhttp:\/\/nano.stanford.edu\/model.php?id=23"},{"key":"1158_CR35","doi-asserted-by":"crossref","unstructured":"C. Vudadha, P.S. Phaneendra, G. Makkena, V. Sreehari, N.M. Muthukrishnan, M.B. Srinivas, Design of CNFET based ternary comparator using grouping logic, in IEEE Faible Tension Faible Consommation 14, 808 (June 2012)","DOI":"10.1109\/FTFC.2012.6231748"},{"issue":"1","key":"1158_CR36","doi-asserted-by":"publisher","first-page":"162","DOI":"10.1109\/JSSC.1986.1052493","volume":"21","author":"Y Yasuda","year":"1986","unstructured":"Y. Yasuda, Y. Tokuda, S. Taima, K. Pak, T. Nakamura, A. Yoshida, Realization of quaternary logic circuits by n-channel MOS devices. IEEE J. Solid-State Circuits 21(1), 162\u2013168 (1986)","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Circuits, Systems, and Signal Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01158-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s00034-019-01158-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s00034-019-01158-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,2]],"date-time":"2020-06-02T23:23:53Z","timestamp":1591140233000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s00034-019-01158-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,4]]},"references-count":36,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2020,1]]}},"alternative-id":["1158"],"URL":"https:\/\/doi.org\/10.1007\/s00034-019-01158-2","relation":{},"ISSN":["0278-081X","1531-5878"],"issn-type":[{"value":"0278-081X","type":"print"},{"value":"1531-5878","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,6,4]]},"assertion":[{"value":"2 February 2019","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 May 2019","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 May 2019","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"4 June 2019","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}